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The recent progress of high-voltage high-power fully controlled semiconductor technology 
laid the foundation of voltage source converter (VSC) technology, which continues to 
advance the developments of high voltage direct current (HVDC) technology and flexible 
alternating current transmission systems (FACTS). Nowadays, due to the ever increasing 
amount of the integration of renewable energy sources into power systems and the demand of 
long-distance bulk power transmission with enhanced power system controllability and 
increased power transfer capability, VSC converter based technology (in particular, VSC 
HVDC and VSC FACTS) has been applied as a crucial solution to these big challenges. 
However, the high penetration of these VSC based systems may introduce certain risks to 
existing power systems in two primary aspects: dynamic stability and protection. This thesis 
investigates the impacts of VSC HVDC and VSC FACTS on system dynamic stability and 
protection. 
VSC based HVDC system is the preferred solution for grid connection of large-scale offshore 
wind farms, as it is a feasible option for long distance submarine interconnection of passive 
and weak systems. With increasing installations of VSC HVDC systems in power grids, the 
investigation of controllability and stability of VSC-based multi-terminal direct current 
(MTDC) systems becomes important as it benefits the existing AC systems with a means of 
increased energy transfer between interconnected system operators. However, for VSC-based 
MTDC systems, the current flow control of DC grid has become a challenge, with more 
installed and planned applications of multi-terminal HVDC transmission systems. The DC 
current flow controller (CFC) is a DC-DC converter based power flow control solution which 
can provide multi-line flexible current flow control in a simple meshed DC network. Small-
signal stability analysis has been widely used for the study of system dynamics and design of 
controllers for VSC converters. However, the most of the published research papers on small-
signal stability of VSC MTDC systems have mainly been focused on the dynamics of the 
VSC while there is a lack of considerations of the potential impacts of DC power-flow 
controller on existing MTDC systems in terms of system stability and dynamic performance 
under disturbances. And there is a real need to fill in the gap of the study of interactions 
between DC networks with CFC and VSC converters (even more broadly, the detailed 
representation of connected AC networks). In this thesis, an integrated small-signal stability 
II 
 
model for the study of interactions between CFC and VSC is established. Modal analysis 
results are verified by simulation results from real time digital simulations (RTDS) under 
both small and large AC/DC disturbances. The impacts of control parameters of CFC on the 
integrated AC/DC system and the interactions between VSC and CFC are investigated using 
both modal analysis and time-domain simulations.  
The emerging VSC FACTS devices are commonly regarded as an effective solution for fast-
response voltage/reactive power support during normal and fault conditions. However, the 
implementation of VSC FACTS (for instance, STATCOM) and VSC HVDC in high voltage 
transmission systems may introduce certain potential risks or impacts to the existing 
protection and control systems. Unexpected changes of the impedance measurements due to 
the integration of VSC-FACTS and VSC HVDC may trigger mal-operation of feeder distance 
protection of AC systems, since the performance of feeder distance protection is heavily 
dependent on the impedance measurements. The mathematical representation of the apparent 
impedance measurement of distance relay is derived considering the infeed current from VSC 
HVDC and VSC FACTS at different locations. The apparent impedance measurements 
analysis and dynamic simulation study are performed to investigate the impacts of VSC 
HVDC and VSC FACTS on distance protection. A RTDS-based hardware-in-loop testing 
platform is established using practical distance relays and detailed model of VSC HVDC and 
multiple VSC FACTS. The impacts of VSC HVDC and VSC FACTS on feeder distance 
protection are investigated, based on different types of internal/external fault test simulation 
occurred at various locations.  
In this thesis, a small-signal stability model of the integrated AC/DC systems with VSC and 
CFC is presented to characterize modes and investigate various control parameters of CFC on 
the eigenvalue trajectories of system modes. Small-signal stability analysis is performed to 
investigate the interactions between CFC and VSC. The mathematical representation of the 
apparent impedance measurements of feeder distance relays against various fault scenarios is 
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CHAPTER 1 INTRODUCTION 
1.1 Research Background 
1.1.1 VSC HVDC 
The debates on most preferred technology for major electricity transmission via AC or DC 
have been on since later 19th century. Three-phase AC has been widely used for that it can be 
easier transformed to high voltages than DC and can produce rotating fields for rotating 
machines[1-2]. However, due to the ever increasing amount of the integration of renewable 
energy sources into power systems and the demand of long-distance bulk power transmission, 
high voltage direct current (HVDC) technology has been applied as a solution to these big 
challenges [3-4]. 
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The widespread use of HVDC transmission is in the following areas [6]: 
1. Underground and underwater cable transmission. The installed cable costs and cost of 
losses using HVDC transmission is considerably less than using AC cable transmission. 
This is due to long-distance (longer than 30 km) AC cables are capacitive and require 
intermediate compensation. On the contrary, DC cables do not need reactive power 
compensation. Hence there is no physical restriction that limits the distance or power 
level for HVDC underground or underwater cable transmission. 
2. Long-distance bulk power transmission. HVDC transmission systems provide a 
competitive and economical alternative to AC transmission for large amounts of power 
over long distances (longer than 600 km) by overhead line from remote resources. Unlike 
long-distance AC overhead line transmission, HVDC transmission does not requires 
additional reactive power compensation devices caused by line inductances. The cost of 
transmission line of DC transmission is also less than AC transmission. Although the 
cost of converter station is higher than AC substations, the per km distance cost of 
HVDC transmission is lower. The typical break-even distance of application of HVDC 
transmission is about 600 km. 
3. Asynchronous interconnection between AC systems. By use of HVDC transmission, 
interconnections between asynchronous AC systems can be achieved where AC ties are 




Figure 1- 2  Structure of global end-use energy consumption (2010 – 2050) [5]. 
The recent progress of high-voltage high-power fully controlled semiconductor technology 
continues to advance the developments of HVDC technology [7-9]. The emerging fully 
controlled semiconductor devices, for instance Insulated-Gate Bipolar Transistor (IGBT), are 
used by Voltage Source Converter (VSC) HVDC systems [10-11]. The IGBT is self-
commuted via gate pulse, which can be turned on and turned off without relying on line 
voltage. On the contrary to thyristor valves used by conventional line commutated converter 
(LCC) HVDC technology [12], the self-commutated characteristic of IGBT valves makes it 
possible for VSC HVDC technology to control active and reactive power independently [13-
18]. Since VSC HVDC technology requires no reactive power compensation and fewer AC 
filters, it is a more economical alternative to conventional HVDC technology when 
connecting to weak or passive AC network [19-24]. And VSC HVDC uses smaller footprint 
because of reduced reactive power compensation and filter requirements [25-29]. 
In attempt to achieve environment protection goal, the European Community has announced 
the focus on an increase in installed wind power capacity up to the level of 300 GW by 2030 
among Europe [30-31]. The application of wind energy and especially offshore wind energy 
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more attractive alternative to AC link and LCC HVDC transmission, VSC HVDC 
transmission has advantages over AC link and LCC HVDC transmission in following aspects 
[36-38]: 
1. VSC HVDC requires no external voltage source for commutation and less auxiliary AC 
filters, which makes VSC HVDC uses smaller footprint for offshore installation. 
2. The reactive power control is independent of active power control at each terminal using 
VSC HVDC, which enables voltage regulation and connection to weak or passive AC 
network. 
3. Power flow reversal can be achieved by reverse of direction of DC current. 
4. The DC transmission line costs and cable power losses are lower than AC cable 
transmission. 
Table 1- 1  Typical power ratings of three power electronic components 
Power Electronic Components Thyristor GTO IGBT/IGCT 
Switching Frequency 50/60 Hz <500 Hz >1000 Hz 
Losses 1-2%  2-4% 
 
It should also be pointed out that the switching losses of VSC HVDC caused by high 
switching frequency of semiconductors are higher than that of LCC HVDC [39]. Another 
challenging issue of VSC HVDC is the lower power rating of converter caused by the fact 
that the power rating of IGBT is less than that of thyristor [40]. This results in high cost of 
converters. As the typical parameters of thristor, GTO and IGBT/IGCT shown in Table 1- 1, 
the switching frequency of IGBT is higher than that of thyristor and the losses of IGBT are 
higher than that of thyristor. 
AC System 1 AC System 2
VSC Station 1 VSC Station 2
 




As shown in Figure 1- 3, the basic configuration of VSC HVDC system comprises of two 
VSC converter stations (VSC Station 1 and VSC Station 2). Figure 1- 4 shows the topology 
of a basic two-level three-phase bridge inside of VSC stations. The IGBT with antiparallel 
diode is used to form a valve. The DC bus capacitors store energy and filter DC harmonics. 
Other topologies of VSC with different level of voltage are also used. Figure 1- 5 shows the 
topology of a three-level VSC, which is a commonly used topology of multilevel VSC [41]. 
The converter output voltage is created by pulse width modulation (PWM) technique. Figure 
1- 6 shows the basic waveforms associated with PWM and line-to-neutral voltage waveform 
of a two-level converter. The VSC converter is connected via a reactor to the AC system at 
the point of common coupling (PCC). AC filters are used on the AC side to reduce harmonics 
content. 












Figure 1- 5  Topology of a three-level VSC. 
 
 
Figure 1- 6  Waveforms associated with PWM and voltage of a two-level converter. 
The modular multilevel converter (MMC) has been recognized as an attractive multilevel 
converter topology for medium/ high power applications [42-49]. As shown in Figure 1- 7, 
the whole converter consists of a selected number of identical submodules (SM1 to SMn) in 















comprise of two IGBTs with antiparallel diodes (S1 and S2) and a DC storage capacitor, 
which can operate in switched-on(unit DC storage capacitor voltage Vc) or switched-
off/bypassed(zero voltage) state. There are two arms in each phase-leg of MMC, where each 
arm comprises of a selected number of series SMs. The SMs in each arm are controlled to 
generate required AC voltage. The different principles that reflects how converter voltage is 
created of two-level VSC, three-level VSC and MMC [47-50] are presented in Figure 1- 9. 





































Figure 1- 9  Converter voltage creation of two-level VSC, three-level VSC and MMC. 
In comparison with two-level, three-level and other multilevel converter topologies, the 
MMC has following advantages [51-55]: 
1. The voltage generation is modular and scalar that can meets different voltage level 
requirements. 
2. The efficiency of MMC is higher than that of the other VSC topologies for high-power 
applications due to the low stitching frequency of submodules. 
3. The harmonics of MMC are greatly reduced in high-voltage applications due to the stack 
of a large number of SMs with low-voltage rating. 




















It should also be pointed out that there are inevitable drawbacks of the applications of MMC 
as follows: 
1. More complex topology of converter and extra controller submodule voltage balance 
control are required. 
2. Unsuppressed circulating current due to voltage variation of submodules on each phase 
can cause increased device losses. 
Table 1- 2 shows the major applications of VSC HVDC systems. 
Table 1- 2  Major applications of VSC HVDC systems [2] 
Project Country Year Topology Power DC Voltage 
Hallsjon Sweden 1997 2-level 3 MW ± 10 kV 
Gotland Sweden 1999 2-level 50 MW ± 80 kV 
Eagle Pass USA 2000 3-level 36 MW ± 16 kV 
Terranora Australia 2000 2-level 180 MW ± 80 kV 
Cross Sound USA 2002 3-level 330 MW ± 150 kV 
Estlink Finland 2006 2-level 350 MW ± 150 kV 
Trans Bay Cable USA 2010 MMC 400 MW ± 200 kV 
Zhoushan China 2014 MMC 1 GW ± 200 kV 
DolWin3 Germany 2017 MMC 900 MW ± 320 kV 
 
 
1.1.2 VSC FACTS 
Along with the developments of VSC HVDC, VSC flexible alternating current system 
(FACTS) also continue to advance in recent decades as a power electronic based system to 
enhance power system controllability and increase power transfer capability [56-59]. On the 
contrary to the conventional thyristor based reactive power compensator (such as SVC, 
TCSC, and TCSR), VSC FACTS (such as STATCOM, SSSC and UPFC) are built upon self-
commutating controllable switches (such as GTO and IGBT) [60-63]. The FACTS systems 
are applied to power systems for reactive power compensation, bus voltage regulation, power 
flow control, power quality improvement, and system stability enhancement [64-66]. The 
classification of major FACTS devices are shown in Table 1- 3. 
Table 1- 3  Classifications of major FACTS devices 
 
Thyristor-valve based VSC based 
Series TCSR, and TCSC SSSC 
Shunt SVC (TCR, TSC and MSC) STATCOM 




Static synchronous compensator (STATCOM) is a promising shunt connected FACTS, which 
generates three-phase balanced output voltage at fundamental frequency with rapidly 
controllable amplitude and phase angle [67-69]. STATCOM is used as a typical example of 
shunt VSC FACTS to study stability, control and protection of VSC FACTS in this thesis. A 
STATCOM can provide the connected power system with reactive power control or bus 
voltage regulation support at PCC. The major advantages of STACOM compared to thyristor 
based FACTS are quick response time, optimum voltage waveform, smaller footprint 
requirement, and higher operational flexibility [60,70-71]. Figure 1- 10 shows a basic 






Figure 1- 10  Configuration of a two-level star-connection STATCOM. 
1.1.3 CFC in MTDC 
The major established applications of HVDC interconnections are using two-terminal point-
to-point or back-to-back configuration [2]. However, with more and more installed and 
planned applications of multi-terminal HVDC transmission systems, the current flow control 
of DC grid has become a challenge [72-75]. 
In DC grids with no DC power flow control, the DC currents are flowing from one node to 
another through the path of least resistance. This may result in the situation where one or 
more DC branches are overloaded. In a multi-terminal VSC based DC grid, the DC voltage 
level is usually regulated by one VSC converter station, whilst other converter stations 
control active power of connected DC branch [76-80]. In this way, the DC power flow can be 
controlled by VSC converter stations in a DC grid with a simple radial topology. However, 
for a DC grid with more complex meshed topology, additional meshed DC transmission lines 
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or DC cables may be used. In consequence, such DC power flow control by use of only 
converter stations is not feasible because the number of DC branch exceeds the number of 
converter station.   New DC power flow control methods or devices are required. 
There are three approaches for controlling DC power flow as follows: 
1. Variable Series Resistor. 
2. Series Voltage Source. 
3. DC-DC Converter. 
The principle of controlling DC power flow by use of variable series resistor is to insert a 
number of additional resistors in series with a DC transmission line. Each resistor is 
controlled by mechanical or electronic based switch to be embedded into DC line in series or 
to be bypassed. In this way, the total amount of additional resistance can be controlled by 
switching on or switching off these switches. The impedance of DC network is changed by 
insertion of variable series resistors and the DC power flow is changed in consequence. 
The disadvantage of this approach is that the standing power losses due to the additional 
resistance is significant compared with the overall cable losses [72-73,81-83]. And the cost of 
additional cooling equipment is required for power electronic based switching devices. 
The principle of controlling DC power flow by use of series voltage source is to insert 
controlled voltage source in series with a DC line to vary the voltage in the embedded branch. 
The DC power flow of series voltage source integrated can be controlled by controlling the 
magnitude and polarity of inserted voltage source. The voltage source can be regarded as a 
power sink (when it absorb power to the DC branch) or a power source (when it provide 
power to the DC branch), depending on the polarity. The practical implementation of the 
series voltage source is achieved by thyristor, or IGBT based AC/DC converter.  
The disadvantage of this approach is the cost of these additional AC/DC converters and their 
power losses [72-73,82]. And the power rating of the voltage source is relatively small 
compared to the DC network.  
As for controlling DC power flow by use of DC-DC converters, DC current flow controller 
(CFC) is a DC-DC converter based device which can provide multi-line flexible current flow 
control in a simple meshed DC network. Figure 1- 11 shows the topology of a two-line CFC. 
By control of DC-DC converter, CFC is capable of controlling current flow of the connected 
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DC branches. The power can be transferred from one connected DC branch to another (for 
instance, power can be transferred from DC branch 12 to DC branch 13). 
The advantage of CFC is that it uses smaller footprint and has lower cost since the power is 
transferred between DC branches rather than dissipated or flew out of DC network [84-86]. 
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Figure 1- 11  Topology of a two-line CFC. 
1.1.4 Distance Protection 
Distance protection is a typical non-unit system of protection, in order to protect designated 
areas, which are also known as protection zones [87-90]. The performance of distance 
protection is heavily dependent on the impedance measurements, which results in potential 
risks of mal-operation of distance relays, due to unexpected changes of impedance 
measurement caused by the implementation of VSC FACTS (for instance, STATCOM) and 
VSC HVDC. Figure 1- 12 shows the single-line diagram of distance protection. Distance 
relays use measurements of line voltage and line current from protected area to calculate the 
apparent impedance. The impedance of high voltage and extra high voltage transmission lines 
is usually proportional to the line length. In consequence, it is possible to determine if a fault 
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occurs in the protection zone or out of protection zone by comparing the calculated 










Figure 1- 12  Single-line diagram of distance protection. 
Distance protection is considered to be simple to apply and fast in operation for faults located 
along most of a protected circuit. It is suitable for application with high-speed auto-reclosing 
[97-99]. The measured apparent impedance by distance relay is independent of the source 
impedance. 
Distance relays are designed to operate only when faults occurred are within the protection 
zone, which is the protection range between the relay location and the selected reach point. 
The calculated apparent impedance is compared with the reach point impedance. If the 
calculated apparent impedance is less than the reach point impedance, it is assumed that a 
fault occurred on the line between the relay and the reach point. The distance relay operates 
and sends signals to related circuit breakers (CB) and circuit breakers trip. If the calculated 
apparent impedance is greater than the reach point impedance, it is assumed that no fault 
occurred on the line between the relay and the reach point. Once the settings of a distance 
relay are determined, the protection is relatively unaffected by changes in the power systems 
[100-101]. 
The reach point of a distance relay is a certain point along the line impedance locus which 
indicates the boundary of protection. The reach point can be plotted on an R/X diagram since 
it is dependent on the ratio of voltage and current and phase angle between them. 
The major advantages of distance protection are as follows [87,92-93]: 
1. High-speed of operation. 
2. Ability to protect independent of communication services. 
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And the major disadvantages of distance protection are considered to be as follows [92-
93,95]: 
1. Need of both CTs (current transformer) and VTs (voltage transformer). 
2. Limited resistive fault coverage. 
1.2 Literature Review 
1.2.1 Modelling and Control of VSC HVDC and VSC FACTS 
dq decoupled control, which is also known as vector control, is the most commonly used 
control strategy of VSC converters, compared to the conventional “voltage margin method” 
presented in [7] and the other control methods of output voltage magnitude and phase angle 
used in [8,9,13,41]. VSC HVDC systems use dq decoupled control to achieve independent 
control of active power and reactive power [102-103]. As dq decoupled control presented in 
[10-11,17], active power or DC voltage is controlled in d axis, while reactive power or AC 
voltage is controlled in q axis. Figure 1- 13 shows the architecture of a typical dq decoupled 
control system. The advantage of using dq decoupled control is that the independent control 
of active power or DC voltage in d axis and reactive power AC voltage can be achieved while 
the conventional control of converter output voltage magnitude and phase angle can not. dq 
decoupled control is also widely used for VSC HVDC system connections of offshore wind 
farms and VSC FACTS compensation, as deeper penetration of distributed resources into 
modern power systems [23,28,35]. Novel control strategies of VSC converters are also 
emerged as alternatives to meet various control purposes such as power synchronization 
control in [14-16,18] for avoidance of instability caused by a standard phase-locked loop in a 
weak AC-system connection , and impedance based resonance control in [14] by use of 
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Figure 1- 13  Architecture of dq decoupled control. 
For MMC based VSC HVDC systems, the major control strategies mentioned above can be 
extended to application of MMC, since MMC is essentially a new topology of VSC. As two-
terminal back-to-back MMC HVDC system presented in [46] and two terminal point-to-point 
MMC HVDC system presented in [49], dq decoupled control is applied.  The general control 
strategy of two-terminal VSC HVDC system (including MMC HVDC system) using dq 
decoupled control is that one VSC terminal regulates DC voltage level and AC voltage at its 
PCC while the other VSC terminal control active power transfer through the HVDC link and 
AC voltage at its PCC [44]. The major difference of control systems between MMC and VSC 
is that the control block of modulation of submodules is necessary for MMC. 
For VSC MTDC systems, master-slave control [104] and voltage droop control [34,105-106] 
are two major control strategies of VSC converters. For the master-slave control, one VSC 
terminal operates as “master” to regulate DC voltage level of DC network, while the other 
VSC terminals act as “slave” to control their active power transfer through VSC terminals. 
For droop control, the control of DC voltage or active power are shared amount all VSC 
terminals. The advantage of the master-slave control of VSC converters in VSC based MTDC 
system as presented in [104,107-109], is relatively simple control design since additional 
droop control loop is not used. However, the drawback of the master-slave control is that the 
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collapse of DC voltage level may occur, resulting from a severe fault occurred at the master 
VSC terminal. 
The master-slave control is used in this thesis for control of VSC based MTDC system. The 
mathematical modelling of single VSC converter using dq decoupled control is presented in 
[10-11,17,28], which considers the dynamic characteristic of control system of VSC, and 
power transfer between AC system and DC network through VSC converter. The 
mathematical modelling of VSC based MTDC system is presented in [24,26,35], which 
considers the dynamic characteristic of VSC and DC network.  
Static synchronous compensator (STATCOM), or static synchronous condenser (STATCON), 
is a power electronics VSC based regulating device integrated to AC power transmission 
system [58,61-62]. As the same with VSC HVDC system, there a number of various 
topologies of STATCOM in different voltage levels, since the converter of STATCOM is 
VSC based. These topologies vary in different voltage levels, depending on different 
application scenarios: two-level converter, three-level converter, or multilevel modular 
converter [110-112]. As for the connection topologies for converter legs, unlike VSC HVDC 
system, there are two connections for converter legs of STATCOM, star-connection and 
delta-connection. The topology of two-level star-connection STATCOM is shown in Figure 









Figure 1- 14  Configuration of a MMC-based delta-connection STATCOM. 
The major control strategies of VSC converter can be extended to STATCOM, since 
STATCOM is based on VSC converter technology. dq decoupled control is the most 
commonly used control strategy of STATCOM, compared to conventional control strategies 
based on 𝛼𝛽 control (which uses currents in 𝛼𝛽0 frame instead of dq0 frame as controlled 
variables to generate converter output voltage) presented in [58,63,113]. As dq decoupled 
control of STATCOM presented in [60,64-65,67-71,116-117]， AC side voltage at PCC or 
the reactive power compensated by STATCOM is controlled by use of q axis current. And as 
presented in [60,64-65,67-71,116-117], during normal steady state operation with the active 
power loss of converter ignored, the generated voltage of STATCOM is in phase with voltage 
at PCC of connected power system. This means there is no active power flow between 
STATCOM and connected power system. Only reactive power is transferred. When 𝑄  is 
positive, the STATCOM supplies reactive power to the external ac network. When 𝑄  is 
negative, the STATCOM absorbs reactive power from the external ac network. The amount 




𝑉𝑡,𝑎𝑏𝑐                                                        (1. 1) 
The advantage of using dq decoupled control is that the independent control of DC voltage in 
d axis and reactive power/AC voltage in q axis can be achieved while the conventional 
control of converter output voltage can not. This applies to the star-connection VSC based 
STATCOM. For MMC based delta-connection STATCOM, normally only q axis current is 
used to control reactive power or AC voltage, since there is no DC side energy storage 
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capacitor of STATCOM [69,115]. As dq decoupled control of delta-connection STATCOM 
presented in [115] and other independent three-phase voltage control presented in [59,119-
120], the advantages of using delta-connection STATCOM are lower rated current of 
switching devices and negative sequence current compensation in unbalanced circuit. MMC 
converter has also been extended to the application of STATCOM due to its advantages of 
increased voltage levels of output waveform and reduced switching losses caused by 
switching frequency [69,121-125]. Control block of modulation of submodules should be 
added into dq decoupled control of MMC based STATCOM [69]. 
dq decoupled control is used in this study for the control of delta-connection STATCOM. 
The mathematical modelling of VSC converters using dq decoupled control is presented in 
[60, 64-65,67-71,116-117], which considers the dynamic characteristic of control system of 
STATCOM, DC voltage across DC energy storage capacitor, and reactive power transfer 
between AC system and STATCOM. 
1.2.2 Small-Signal Stability Analysis of VSC MTDC 
With the increasing installations of VSC HVDC systems in power grids, the investigation of 
controllability and stability of MTDC systems becomes important for it benefits the existing 
AC systems with a means of increased energy trading between interconnected system 
operators [126-127]. The generalized dynamic model of VSC MTDC is derived in a number 
of papers, for instance [11-12,35,77-78,128-143], to investigate dynamic stability of VSC 
MTDC in different scenarios. Various control strategies of MTDC system including the 
master-slave DC voltage control, voltage and power droop control, and power 
synchronization control are presented in [76-80,137,143-145].  Advanced control extensions 
with distributed DC voltage control were developed in [137], and a supplementary 
decentralized control structure to damp interarea oscillations was proposed in [76]. Frequency 
support function for the surrounding interconnected AC systems and adaptive droop control 
for effective power sharing through MTDC system were presented and analysed in depth in 
[77,141]. Electromechanical transient modelling of MMC MTDC was studied in [146] to 
provide the theoretical foundation for future MMC MTDC applications. 
Small-signal stability analysis has been widely used for the study of system dynamics and 
design of controllers for VSC [6,26,147-150]. For VSC-based MTDC system, small-signal 
stability analysis is used to study if the MTDC system is capable of maintaining synchronism 
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(in broaden sense) when it is subjected to small disturbances [6,147]. Small-signal stability 
analysis has been applied in [11,77-78,130-133,135-137,139-142,151-152] to study the 
impacts of different control strategies, system parameters, and power system devices on 
system dynamic stability. In [140] the small-signal stability analysis has been carried out for 
a symmetric bipolar MTDC grid where different modes and interaction between AC systems 
and VSC following various disturbances were characterized. In [139] small-signal stability 
analysis was carried out to define the ranges for the gains of VSC controllers that ensure the 
dynamic stability of MTDC system. Wind farm generators were considered and a method to 
calculate converter controller gains was provided in [137]. In [141], an adaptive frequency 
droop control was proposed by investigating the sensitivity of eigenvalues with respect to 
different droop coefficients, control parameters and changes in operating conditions. In [77], 
small-signal stability analysis was used for the design of an adaptive droop control scheme. 
In [132], a method was introduced for systematically identifying interactions of modes in a 
VSC MTDC system by analysing the participation pattern from different system elements. 
Modal analysis is a commonly used approach in small-signal stability analysis to reflect 
dynamic characteristic of studied systems. It can provide enlightening insights of the essential 
dynamic behaviour of state variables by use of mathematical analysis of eigenvalue results. 
Modal analysis is used as the approach to study dynamic response of VSC based MTDC 
systems against small perturbation in [77,132-133,135, 139-142,151-153]. Eigenvalues of 
state matrix can be calculated based on dynamic equations of MTDC system in state- space 
representation, which consists of state variables and inputs. By analysing of the values of 
eigenvalue results, the time dependent characteristics of modes can be determined, including 
oscillation type, frequency of oscillation, and damping ratio [11,77,132-133,135, 139-
142,151-153].   
Eigenvalue trajectory study is a means of modal analysis to reveal impacts of certain 
parameter of power systems, or control system on eigenvalues [6,11,77,132-133,140,151-
153]. The trajectory of varying pole placements of eigenvalues is plotted on a complex plane 
in response to the changing of certain studied parameter. Eigenvalue trajectory analysis is 
used in [11,77,132-133,141,151-153] to investigate the impacts of control parameter, system 
strength, short-circuit ratio, and phase locked loop (PLL) parameters on root locus of test 
system for the purpose of control system design [11,77,141,153], interactions studies between 




Previous publications on small-signal stability analysis of VSC MTDC have been focused on 
the dynamics of VSC converters while there is a lack of consideration of DC networks with 
CFC. Hence there is also a lack of analysis on the potential impacts of DC power flow 
controller on existing MTDC system in terms of network stability and dynamic performance 
under disturbances. There is a real need to fill in the gap of the interactions between DC 
networks with CFC and VSC (even more broadly, the detailed representation of connected 
AC networks). 
1.2.3 Impacts of VSC HVDC and VSC FACTS on Distance Protection 
The emerging shunt VSC FACTS (for instance, STATCOM) and VSC HVDC technology are 
commonly regarded as effective solutions for fast-response voltage/reactive power support 
during normal and faulty conditions [64,67]. In recent years, there has been an increase of 
STATCOM applications and VSC HVDC integrations in the high voltage (HV) transmission 
systems around the world [121].  
However, the implementations of VSC FACTS and VSC HVDC in the HV transmission 
systems may introduce certain risks to the existing protection and control (P&C) systems 
[89,154]. For example, if one or more VSC FACTS (in particular, STATCOM as an example 
studied in this thesis) or VSC converters are put into service for fast voltage/reactive power 
control, it may cause unexpected transient changes of impedance [155]. As the performance 
of feeder distance protection is heavily dependent on the impedance measurements, these 
unexpected changes of impedance may trigger mal-operation of feeder distance protection. 
As a result, such risk should be carefully investigated when introducing the VSC FACTS and 
VSC HVDC into HV transmission system. 
In [155], comparative investigation of the performance of various distance protection 
schemes is presented for transmission lines compensated by shunt connected FACTS devices. 
In [156], the impacts of VSC based multiline FACTS controllers on distance relays are 
evaluated. An adaptive distance protection scheme in the presence of STATCOM is 
presented in [157]. An adaptive distance protection scheme is proposed in [158] to improve 
the performance of the conventional distance protection scheme for compensated lines with 
high resistance faults. In [159], a methodology of calculation of fundamental frequency-based 
per phase digital impedance pilot relaying scheme for STATCOM compensated transmission 
lines is presented using two end synchronised measurements. 
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The study of the impacts of HVDC interconnectors on distance protection are mainly focused 
on the measurement accuracy at the boundary of protection zones [160-161]. A fast full-line 
tripping distance protection method for HVDC transmission line is proposed in [160] to 
achieve accurate measurement near protection zone boundary to distinguish internal faults 
from external faults. The representation of HVDC transmission line is in distributed 
parameter model to design tripping distance protection method. In [161], the application of 
distance protection for HVDC transmission lines is considered in frequency-dependent 
parameter model to enhance the calculation accuracy of fault distance. However, these 
studies are on distance protection design for DC cable of conventional LCC HVDC link. The 
impacts of VSC HVDC systems on distance protection are yet to be investigated. 
The methodologies of the study of STATCOM’s impacts on feeder distance protection can be 
extended to the study of impacts of VSC HVDC systems on distance protection, since 
STATCOM and VSC HVDC are both VSC converter based, and the commonly used control 
strategies of them are same dq decoupled control. In [162], a robust distance protection 
approach is proposed to consider these impacts based on 𝜇 synthesis analysis. The apparent 
impedance measurements of distance relays affected by infeed current from VSC HVDC 
connected bus are studied in [163-165]. An apparent impedance calculation method 
considering impacts of VSC HVDC is presented in [164] to identify the possible mal-
operations of distance relays in aspects of Zone 2 protection. It should also be noted that the 
potential interactions between VSC HVDC and STATCOM are analysed in [166-167] to 
provide some insights of approaches to investigate their interactions. 
The major research gaps can be concluded as follows: 
1. The previous research on small-signal stability analysis of VSC MTDC have been 
focused on the dynamics of VSC converters while there is a lack of consideration of DC 
networks.  
2. There is also a lack of studies on the potential impacts of DC power flow controllers on 
existing MTDC systems in terms of network stability and dynamic performance under 
disturbances. 
3. The previous research on distance protection considering the effects of VSC FACTS are 
mainly on impacts of SVC or STATCOM only while there has no studies on the 
combined impacts of VSC FACTS and VSC HVDC under various fault scenarios. 
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1.3 Research Focuses and Contributions 
1.3.1 Research Focuses 
The main research focuses of this thesis are: 
1. To implement detailed mathematical models of integrated AC/DC system consisting 
multiple AC synchronous generators, VSC, and CFC.  
2. To use modal analysis to characterize modes, via participation factor matrix, of the 
integrated AC/DC systems without/with CFC and hence investigate the impacts of CFC 
on the integrated AC/DC system. 
3. To validate the small-signal stability analysis results in RTDS by simulating small and 
large disturbances. 
4. To investigate the effects of the control parameters of CFC controller on system stability 
and interactions between CFC and VSC. 
5. To derive the mathematical representations of the apparent impedance measurements of 
feeder distance relays considering the current infeed from VSC HVDC and VSC FACTS 
at difference locations. 
6. To study the impacts of VSC HVDC and VSC FACTS on distance protections, and 
validate the results by dynamic simulations in hardware in the loop (HIL) RTDS 
platform against various fault scenarios. 
1.3.2 Scientific Contributions of the Thesis 
The main contributions of the work presented in this thesis to fill aforementioned research 
gaps are summarized as follows: 
1. A small-signal stability model of integrated AC/DC systems with VSC and CFC to 
characterize modes via participation factor matrix and investigate various control 
parameters on the eigenvalue trajectories of system modes. 
2. The investigation of the interactions between CFC and VSC including impacts of control 
parameters of CFC on VSC and impacts of control parameters of VSC on CFC. 
3. The mathematical representations of the apparent impedance measurements of feeder 
distance relays against various fault scenarios considering the current infeed from VSC 
HVDC and VSC FACTS at difference locations. 
23 
 
1.4 Outline of the Thesis 
The thesis is presented based on both theoretical analysis and time domain simulations in 
RTDS. The thesis is organized as follows: 
Chapter 2: The multi-model system in state-space representation is derived, including 
synchronous generators with excitation system and power system stabiliser (PSS), network 
power flow equations, VSC with its control system, and DC network without CFC. The 
small-signal stability analysis of VSC based MTDC system without CFC is implemented and 
validated in time domain simulations in RTDS. 
Chapter 3: The modelling of DC network with CFC in state-space representation is derived, 
linearized, and merged into the VSC based MTDC system without CFC presented in Chapter 
2 to formulate multi-model system with CFC. The small-signal stability analysis of VSC 
based MTDC system with CFC is implemented and validated in time domain simulations in 
RTDS to investigate interactions between CFC and VSC. The interactions between VSC and 
CFC are investigated by use of eigenvalue trajectory studies. 
Chapter 4: The mathematical representation of the apparent impedance measurements of 
distance relays is derived considering the infeed current from VSC HVDC. Relevant analysis 
of the apparent impedance measurement representation and dynamic simulation study is 
performed to investigate the impacts of VSC HVDC systems on distance protection. 
Chapter 5: The modelling of MMC based delta-connection STATCOM is presented, 
including configuration and control system. The mathematical representation of the apparent 
impedance measurements of distance relays is derived considering the infeed current from 
VSC FACTS connected busbar. Relevant analysis of the apparent impedance measurement 
representation and dynamic simulation study is performed to investigate the impacts of VSC 
FACTS on distance protection. 
Chapter 6: The mathematical representation of the apparent impedance measurements of 
distance relays is derived considering the infeed currents from both VSC HVDC and shunt 
VSC FACTS at different locations. Relevant analysis of the apparent impedance 
measurement representation and dynamic simulation study is performed to investigate the 
impacts of VSC HVDC and VSC FACTS on distance protection. 
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Chapter 7: This chapter concludes the thesis and list possible promising future works that 
could be done. 
The thesis can be divided into four parts as follows, to illustrate the overall structure: 
1. Part 1, i.e. Chapter 1, presents the research background, literature review, research 
contributions, and outline of the thesis 
2. Part 2 consists of Chapter 2 and Chapter 3, which study small-signal stability of VSC 
MTDC system. The small-signal stability analysis of VSC MTDC system without CFC is 
conducted in Chapter 2. Based on achievements in Chapter 2, Chapter 3 incorporates CFC 
into the VSC MTDC system established in Chapter 2 and investigates the interactions 
between VSC and CFC by use of modal analysis in Chapter 3. 
3. Part 3 consists of Chapter 4, Chapter 5, and Chapter 6, which study the impacts of VSC 
HVDC and VSC FACTS on existing distance protection. Chapter 4 investigates the 
impacts of VSC HVDC on distance protection. Chapter 5 investigates the impacts of VSC 
FACTS on distance protection. Chapter 6 considers VSC HVDC and multiple VSC 
FACTS integrated to system simultaneously and their corporate impacts on distance 
protection under different fault scenarios. 
4. Part 4, i.e. Chapter 7, presents the conclusions and future work of the thesis. 
Part 2 and Part 3 present the major technical contributions of the thesis, which present the 
impacts of the integration of VSC HVDC and VSC FACTS on dynamic stability and 







CHAPTER 2 SMALL-SIGNAL STABILITY ANALYSIS 
OF VSC BASED MTDC SYSTEM WITHOUT DC CFC 
2.1 Introduction 
This chapter presents the dynamic modelling of the integrated MTDC/AC system without 
integration of CFC to study the small-signal stability of VSC-based MTDC system. In 2.2, 
the modelling of AC power system is presented in dynamic equations, including synchronous 
generator with excitation system and PSS. The network power flow equations are also 
presented to reflect mathematical relationships between busbars of AC network in algebraic 
equations. In 2.3, the modelling of MTDC system without CFC is presented in dynamic 
equations, including VSC with its control system and generalized DC network without CFC. 
Multiple VSC converters are applied to link meshed DC network and AC systems. 
Aggregated parameter model of R-L based DC transmission lines is considered for the 
representation of DC network. In 2.4, AC power system and MTDC system without CFC are 
linearized around equilibrium point to derive their small-signal state-space model of 
subsystems. Then the state-space models of subsystems of AC power system and MTDC 
system are formulated by substitution of the network power flow algebraic equations. In 2.5, 
a test system that consists of multiple synchronous generators with excitation system and PSS, 
multiple VSC converters, and DC network without CFC, is established to study its small-
signal stability. Small-signal model of test system is derived based on sub-models from 2.2-
2.4 and the eigenvalues of state-space representation of the test system are calculated. Modal 
analysis of the eigenvalues results is performed to study small-signal stability of VSC based 
MTDC system without CFC. In 2.6, simulations results of established AC/DC system against 
small disturbances and large disturbances (including AC system faults, and DC cable faults) 
in RTDS/RSCAD are analysed to validate modal analysis results. 
2.2 Modelling of AC Power System 
VSC HVDC systems and VSC-based MTDC systems are applied to power systems for bulk 
power transmission. The AC power system dynamics are modelled in aspects of two major 
parts: synchronous generators (including excitation system and PSS) and the power network.  
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2.2.1 Synchronous Generator with Excitation System and PSS  
Synchronous generators are still the majority source of commercial electrical energy [6]. 
They are commonly used in power generation to convert mechanical power into electrical 
power for the grid. There has been a significant number of literature on synchronous 
machines in a variety of complexity levels from second-order classic swing model to a 
detailed model in the order of up to eight [6, 148-150]. A 6
th
-order generator model is 
selected in this thesis so that the modelling of the synchronous generator is considered to be 
sufficient to reflect the transient and sub-transient dynamic characteristic of synchronous 
machines [149]. The state variables 𝒙𝒊 of the 6
th
-order generator model are as follows: 
xi = [δi, ωi, Eqi
′ , E i
′ , φ  i, φ qi]
T
                                          (2. 1) 
 
for i = 1, 2, …, m, where  
i : index number of synchronous generator 
m : total number of synchronous generators 
𝛿𝑖 : rotor angle of synchronous generator 
𝜔𝑖 : rotor angular velocity of synchronous generator 
𝐸𝑞𝑖
′  : transient electromagnetic force caused by field flux linkage in q-axis 
𝐸𝑑𝑖
′  : transient electromagnetic force caused by field flux linkage in d-axis 
𝜑 𝑑𝑖 : subtransient electromagnetic force caused by field flux linkage in d-axis 
𝜑 𝑞𝑖 : subtransient electromagnetic force caused by field flux linkage in q-axis 
Then the differential equations representing the subtransient dynamic behaviour of the 
synchronous generators i is given by: 














































2 [𝜑 𝑑𝑖 + (𝑋𝑑𝑖
′ − 𝑋𝐿𝑖)𝐼𝑑𝑖 − 𝐸𝑞𝑖













2 [𝜑 𝑞𝑖 + (𝑋𝑞𝑖
′ − 𝑋𝐿𝑖)𝐼𝑞𝑖 + 𝐸𝑑𝑖
′ ])]               (2. 5) 
?̇? 𝑑𝑖 = 
 
𝑇𝑑𝑜𝑖
′′ [−𝜑 𝑑𝑖 + 𝐸𝑞𝑖
′ − (𝑋𝑑𝑖
′ − 𝑋𝐿𝑖)𝐼𝑑𝑖]                                                                        (2. 6) 
?̇? 𝑞𝑖 = 
 
𝑇𝑞𝑜𝑖
′′ [−𝜑 𝑞𝑖 − 𝐸𝑑𝑖
′ − (𝑋𝑞𝑖
′ − 𝑋𝐿𝑖)𝐼𝑞𝑖]                                                                        (2. 7) 
for i = 1, 2, …, m, where  
𝜔𝑠 : rated rotor angular velocity of synchronous generator 
𝑀𝑖 : shaft inertial constant of synchronous generator 
𝐷𝑖 : synchronous mechanical damping constant of synchronous generator 
𝑇𝑀𝑖 : mechanical torque input 
𝑇𝑑𝑜𝑖
′ , 𝑇𝑑𝑜𝑖
′′  : open circuit transient and subtransient time constant in d-axis, respectively 
𝑇𝑞𝑜𝑖
′ , 𝑇𝑞𝑜𝑖
′′  : open circuit transient and subtransient time constant in q-axis, respectively 
𝑋𝐿𝑖 : armature leakage reactance 
𝑋𝑑𝑖, 𝑋𝑑𝑖
′ , 𝑋𝑑𝑖
′′  : synchronous, transient and subtransient reactance in d-axis, respectively  
𝑋𝑞𝑖, 𝑋𝑞𝑖
′ , 𝑋𝑞𝑖
′′  : synchronous, transient and subtransient reactance in q-axis, respectively 
𝐸𝑓𝑑𝑖 : field voltage 
𝐼𝑑𝑖 : stator current in d-axis 
𝐼𝑞𝑖 : stator current in q-axis 
For stability studies, the dynamics of synchronous generator terminal voltage is much slower, 
compared to the dynamics of stator. Hence, the representation of synchronous generator 
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terminal voltage is given in algebraic equations rather than state equations. The algebraic 
equations of generator terminal voltage are as follows: 












𝜑 𝑞𝑖 + 𝑅𝑠𝑖𝐼𝑑𝑖 − 𝑋𝑞𝑖
′′ 𝐼𝑞𝑖 = 0           (2. 8) 












𝜑 𝑑𝑖 + 𝑅𝑠𝑖𝐼𝑞𝑖 + 𝑋𝑑𝑖
′′ 𝐼𝑑𝑖 = 0          (2. 9) 
 
for i = 1, 2, …, m, where  
𝑉𝑖 : magnitude of synchronous generator terminal voltage 
𝜃𝑖 : phase angle of synchronous generator terminal voltage 
𝑅𝑠𝑖 ∶ armature resistance 
It should be noted that the synchronous generator terminal voltage (𝑉𝑖∠𝜃𝑖 for i = 1, 2, …, m, ) 
is the internal bus voltages of the generator connected buses. The same notations for the bus 
voltages of non-generator buses are used as the generator buses, with i = m+1, m+2, …, n, 
where n is the total number of buses of power network. 
Then the dynamics of excitation system is considered and included as extension of the 
modelling of synchronous generator. Static AC excitation system is used for synchronous 







(𝑉𝑟𝑒𝑓𝑖 − 𝑉𝑖)                                      (2. 10) 
for i = 1, 2, …, m, where  
𝑉𝑟𝑒𝑓𝑖 : voltage reference of the excitation system 
𝑇𝐴𝑖 : time constant of the voltage regulator 
𝐾𝐴𝑖 : transient gain of the voltage regulator 
 
Power system stabiliser (PSS) is commonly used with synchronous generator to add damping 
to generator rotor oscillations by use of auxiliary stabilizing signals to control excitation 
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system. The purpose of PSS is producing an additional damping torque logical signal to rotor 
angular velocity 𝜔𝑖 so that the excitation system is controlled. A third-order PSS [149] is 
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𝑉𝑝𝑠𝑠𝑠𝑖    (2. 13) 
for i = 1, 2, …, m, where  
𝑉𝑝𝑠𝑠 𝑖, 𝑉𝑝𝑠𝑠 𝑖, 𝑉𝑝𝑠𝑠𝑠𝑖 : damping torque logical signals inside of PSS 
𝐾𝑝𝑠𝑠𝑖: stabiliser gain of PSS 
𝑇𝑊𝑖 : washout time constant of PSS 




2.2.2 Network Power Flow 
The power-balance form of network power flow equations is used in this study. The network 
power flow equations of active and reactive power flow for generator buses (PV buses) are in 
algebraic equations as follows: 
𝑉𝑖(𝐼𝑞𝑖 cos(𝛿𝑖 − 𝜃𝑖) + 𝐼𝑑𝑖 s n(𝛿𝑖 − 𝜃𝑖)) + 𝑃𝐿𝑖 
= ∑ 𝑉𝑖𝑉𝑘(𝐺𝑖𝑘 cos(𝜃𝑖 − 𝜃𝑘) + 𝐵𝑖𝑘 s n(𝜃𝑖 − 𝜃𝑘))
𝑛
𝑘=                         (2. 14) 
𝑉𝑖(𝐼𝑑𝑖 cos(𝛿𝑖 − 𝜃𝑖) − 𝐼𝑞𝑖 s n(𝛿𝑖 − 𝜃𝑖)) + 𝑄𝐿𝑖 
= ∑ 𝑉𝑖𝑉𝑘(𝐺𝑖𝑘 s n(𝜃𝑖 − 𝜃𝑘) + 𝐵𝑖𝑘 cos(𝜃𝑖 − 𝜃𝑘))
𝑛
𝑘=                      (2. 15) 
for i = 1, 2, …, m, where  
m : total number of generator buses 
n : total number of buses of power network 
𝐺𝑖𝑘 : conductance between bus i and bus k from admittance matrix 
𝐵𝑖𝑘 : susceptance between bus i and bus k from admittance matrix 
𝑃𝐿𝑖 : active power of loads on bus i 
𝑄𝐿𝑖 : reactive power of loads on bus i 
 
The network power flow equations of active and reactive power flow for non-generator buses 
(PQ buses) are in algebraic equations as follows: 
𝑃𝐿𝑖 = ∑ 𝑉𝑖𝑉𝑘(𝐺𝑖𝑘 cos(𝜃𝑖 − 𝜃𝑘) + 𝐵𝑖𝑘 s n(𝜃𝑖 − 𝜃𝑘))
𝑛
𝑘=                  (2. 16) 
𝑄𝐿𝑖 = ∑ 𝑉𝑖𝑉𝑘(𝐺𝑖𝑘 s n(𝜃𝑖 − 𝜃𝑘) + 𝐵𝑖𝑘 cos(𝜃𝑖 − 𝜃𝑘))                 
𝑛
𝑘= (2. 17) 





2.3 Modelling of MTDC System without CFC 
The MTDC system consists of multiple VSC converters and DC network. The topology, 
control system and modelling of VSC are presented in 2.3.1. The DC network is formed of 
DC transmission lines which are modelled by series resistors and inductors in 2.3.2. The DC 
CFC is not included in this chapter but is to be studied in Chapter 3. 
2.3.1 VSC with Its Control System 
VSC is a fully controlled semiconductor based power converter. It uses self-commuted 
semiconductor (for instance, IGBT) which can be turned on and turned off without relying on 
line voltage. VSC is able to control active and reactive power independently. 
There are a variety of topologies of VSC in different voltage levels, depending on different 
application scenarios: two-level converter, three-level converter, or multilevel modular 
converter. The typical topology of a two-level three-phase VSC is shown in Figure 2- 1. The 
IGBT with antiparallel diode is used to form a valve. The DC bus capacitors C store energy 
and filter DC harmonics. LC indicates the inductance of series AC reactor and coupling 
transformer. RC indicates the equivalent resistance of reactor and power losses of converter. 
The control system of VSC is realised by the control of turned on or turned off state of all six 
valves. There is one valve in every arm of all six arms.  There are two arms in each phase of 
converter. There is always one valve turned on while the other one valve in the same phase 
turned off. Hence the voltage at AC side of converter equals to either the positive or the 
negative voltage of DC bus capacitor. The VSC converter applied in this study is two-level 
converter. 











The single-line diagram (SLD) of a two-level VSC and its control system is shown in Figure 
2- 2. dq decoupling control is used to regulate voltage at DC side Vdc or active power transfer 
P in d frame and voltage at AC side VC,abc or reactive power transfer in q frame. 
























Figure 2- 2  Single-line diagram of a two-level VSC and its control system. 
The dq0 transformation (which is also known as the Park transformation) is usually used in 
dq decoupling control for VSC. This method was firstly used in the modelling of 
synchronous machines to reduce considerable complexity in solving synchronous machine 
and power system problems and then spread to control strategy of VSC. It is an effective 
approach to derive a simpler and clearer representation of the dynamics of VSC. The 
transformation from the state variables in abc phase to dq0 variables is presented in the 
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]               (2. 18) 
where 
𝑖𝑑 , 𝑖𝑞 , and 𝑖0 : state variables of currents in dq0 frame 
𝑖𝑎 , 𝑖𝑏 , and 𝑖𝑐 : state variables of currents in abc phase 
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𝜃 : initial phase angle of d frame 

























]                      (2. 19) 
The peak value of 𝑖𝑑 equals to the peak value of 𝑖𝑎. Under balanced condition 𝑖0 = 𝑖𝑎 + 𝑖𝑏 +
𝑖𝑐 = 0. 
As the single-line diagram of the control system of VSC shown in Figure 2- 2, the line-to-line 
voltages 𝑣𝑡,𝑎𝑏𝑐 and currents 𝑖𝑡,𝑎𝑏𝑐  at PCC (the primary side of the coupling transformer of 
VSC) in abc phase, and DC current through one DC transmission line 𝐼𝑑𝑐   and DC voltage 
across one DC energy storage capacitor 𝑉𝑑𝑐 at DC side of VSC are acquired. The line-to-line 
voltages at PCC 𝑣𝑡,𝑎𝑏𝑐 is inputted into PLL block to compute its frequency f and phase angle 
θ. Then the computed phase angle θ, along with line-to-line voltages 𝑣𝑡,𝑎𝑏𝑐 and currents 𝑖𝑡,𝑎𝑏𝑐 
at PCC are input into two abc-to-dq0 transformation blocks to compute line-to-line voltages 
𝑣𝑡,𝑑𝑞 and currents 𝑖𝑡,𝑑𝑞 in dq0 frame. The computed line-to-line voltages 𝑣𝑡,𝑑𝑞 and currents 
𝑖𝑡,𝑑𝑞 in dq0 frame, along with acquired DC current 𝐼𝑑𝑐 , DC voltage 𝑉𝑑𝑐 , reference of DC 
voltage 𝑉𝑑𝑐 
∗  or reference of active power transfer 𝑃∗, and reference of AC voltage at the AC 
terminal of VSC 𝑉𝑎𝑐 
∗  or reference of reactive power transfer 𝑄∗ (these four references are set 
by user) are inputted into the converter control system (which includes converter outer 
control loop and converter inner control loop). Through converter control system block, the 
output signal is computed, which is the reference of AC voltage at the AC terminal of 
VSC 𝑣𝑐𝑟𝑒𝑓,𝑑𝑞in dq frame. Then the computed reference of AC voltage at the AC terminal of 
VSC  𝑣𝑐𝑟𝑒𝑓,𝑑𝑞  is inputted dq0-to-abc transformation block. Through dq0-to-abc 
transformation block, the output signal is the computed reference of AC voltage at the AC 
terminal of VSC 𝑣𝑐𝑟𝑒𝑓,𝑎𝑏𝑐 in abc phase. The computed reference of AC voltage at the AC 
terminal of VSC 𝑣𝑐𝑟𝑒𝑓,𝑎𝑏𝑐 is inputted into PWM and pulse generator block to compute PWM 
signal and generate corresponding gate pulses to control valves of VSC. The output of PWM 
and pulse generator block is gate pulse signals which are inputted into VSC to control every 
valves of VSC to either turn on or turn off. 
34 
 
By use of the state variables in dq frame, the dynamic equation of the VSC connected to AC 
system by series reactor at PCC can be represented as follows: 
𝑣𝑐𝑑 − 𝑣𝑡𝑑 = −𝑅𝑐𝑖𝑡𝑑 − 𝐿𝑐
𝑑𝑖𝑡𝑑
𝑑𝑡
+ 𝐿𝑐𝜔𝑖𝑡𝑞                                 (2. 20)  
𝑣𝑐𝑞 − 𝑣𝑡𝑞 = −𝑅𝑐𝑖𝑡𝑞 − 𝐿𝑐
𝑑𝑖𝑡𝑞
𝑑𝑡
− 𝐿𝑐𝜔𝑖𝑡𝑑                                   (2. 21) 
The dynamic equation for DC side capacitor of VSC can be represented as follows: 





























DC voltage  
regulation







AC voltage  
regulation
reactive power  
control
converter outer control loop converter inner control loop
 
Figure 2- 3  Converter control system block. 
 
The converter control system block of the whole control system of VSC is shown in Figure 2- 
3. The converter control system block consists of converter outer control loop and converter 
inner control loop. Reference of DC voltage  𝑉𝑑𝑐 
∗ , reference of active power transfer  𝑃∗ , 
reference of AC voltage at the AC terminal of VSC  𝑉𝑎𝑐 
∗ , reference of reactive power 
transfer 𝑄∗, 𝑉𝑑𝑐 , 𝑉𝑎𝑐 , and 𝑣𝑡𝑑 are inputted into converter outer control loop. For DC voltage 
regulation block, the difference of  𝑉𝑑𝑐 
∗ and 𝑉𝑑𝑐 is inputted into a PI control loop to compute 
the output signal. For active power control block, the division of  𝑃∗ divided by 𝑣𝑡𝑑 
formulates the output. For AC voltage regulation block, the difference of  𝑉𝑎𝑐 
∗  and 𝑉𝑎𝑐  is 
35 
 
inputted into a PI control loop to compute the output signal. For reactive power control block,  
the division of  𝑄∗divided by 𝑣𝑡𝑑 formulates the output. A selector is controlled by user to 
assign the control system of VSC to operate either in DC voltage regulation or active power 
control mode in d frame. Another selector is controlled by user to assign the control system 
of VSC to operate either in AC voltage regulation or reactive power control mode in q frame. 
The outputs of two selector blocks are then inputted to two limitation block to compute the 
final output signals of converter outer control loop 𝑖𝑡𝑑
∗  and 𝑖𝑡𝑞
∗ , which are the reference of 
line-to-line current at PCC in dq frame. 
When converter outer control loop operates in DC voltage regulation mode in d frame, the 
current reference 𝑖𝑡𝑑
∗  can be obtained from the converter outer control loop by: 
𝑖𝑡𝑑
∗ = 𝑘𝑝𝑑𝑐(𝑉𝑑𝑐
∗ − 𝑉𝑑𝑐) + 𝑘𝑖𝑑𝑐 ∫(𝑉𝑑𝑐
∗ − 𝑉𝑑𝑐)𝑑𝑡 
      = 𝑘𝑝𝑑𝑐(𝑉𝑑𝑐
∗ − 𝑉𝑑𝑐) + 𝑘𝑖𝑑𝑐𝑥                                                         (2. 23) 
where 
𝑘𝑝𝑑𝑐 : proportional gain of the PI control loop of converter outer control loop in d frame 
𝑘𝑖𝑑𝑐 : integral gain of PI control loop of converter outer control loop in d frame 
𝑥  : auxiliary state variable to represent the integral terms of the PI control loop of converter 
outer control loop in d frame 
When converter outer control loop operates in active power control mode in d frame, the 
current reference 𝑖𝑡𝑑





                                                        (2. 24) 
When converter outer control loop operates in AC voltage regulation mode in q frame, the 
current reference in 𝑖𝑡𝑞
∗  can be obtained from the converter outer control loop by: 
𝑖𝑡𝑞
∗ = 𝑘𝑝𝑎𝑐(𝑉𝑎𝑐
∗ − 𝑉𝑎𝑐) + 𝑘𝑖𝑎𝑐 ∫(𝑉𝑎𝑐
∗ − 𝑉𝑎𝑐)𝑑𝑡 
                  = 𝑘𝑝𝑑𝑐(𝑉𝑎𝑐




𝑘𝑝𝑎𝑐 : proportional gain of the PI control loop of converter outer control loop in q frame 
𝑘𝑖𝑎𝑐 : integral gain of PI control loop of converter outer control loop in q frame 
𝑥  : auxiliary state variable to represent the integral terms of the PI control loop of converter 
outer control loop in q frame 
And the AC voltage at point of common coupling 𝑉𝑎𝑐  can be represented as: 
𝑉𝑎𝑐 = √𝑣𝑡𝑑 + 𝑣𝑡𝑞                                                         (2. 26) 
When converter outer control loop operates in reactive power control mode in q frame, the 
current reference in 𝑖𝑡𝑞





                                                                        (2. 27) 
The reference of line-to-line current at PCC in dq frame 𝑖𝑡𝑑
∗  and 𝑖𝑡𝑞
∗ , along with acquired 
value of line-to-line current at PCC in dq frame 𝑖𝑡𝑑 and 𝑖𝑡𝑞, are inputted into converter inner 
control loop. The difference of 𝑖𝑡𝑑
∗  and 𝑖𝑡𝑑, is inputted into PI controller loop and then added 
by 𝑣𝑡𝑑 subtracted by 𝜔𝐿𝑖𝑡𝑞 to compute output signal of 𝑣𝑐𝑟𝑒𝑓𝑑. The difference of 𝑖𝑡𝑞
∗  and 𝑖𝑡𝑞, 
is inputted into PI controller loop and then added by 𝑣𝑡𝑑 and 𝜔𝐿𝑖𝑡𝑑 to compute output signal 
of 𝑣𝑐𝑟𝑒𝑓𝑞.  
The reference of voltage at the AC terminal of VSC  𝑣𝑐𝑟𝑒𝑓,𝑑𝑞  can be obtained from the 
converter inner control loop as: 
 
𝑣𝑐𝑟𝑒𝑓𝑑 = 𝑘𝑝𝑣𝑑(𝑖𝑡𝑑
∗ − 𝑖𝑡𝑑) + 𝑘𝑖𝑣𝑑 ∫(𝑖𝑡𝑑
∗ − 𝑖𝑡𝑑)𝑑𝑡 − 𝜔𝐿𝐶𝑖𝑡𝑞 + 𝑣𝑡𝑑  
        = 𝑘𝑝𝑣𝑑(𝑖𝑡𝑑
∗ − 𝑖𝑡𝑑) + 𝑘𝑖𝑣𝑑𝑥 − 𝜔𝐿𝐶𝑖𝑡𝑞 + 𝑣𝑡𝑑                                       (2. 28) 
𝑣𝑐𝑟𝑒𝑓𝑞 = 𝑘𝑝𝑣𝑞(𝑖𝑡𝑞
∗ − 𝑖𝑡𝑞) + 𝑘𝑖𝑣𝑞 ∫(𝑖𝑡𝑞
∗ − 𝑖𝑡𝑞)𝑑𝑡 + 𝜔𝐿𝐶𝑖𝑡𝑑 + 𝑣𝑡𝑞 
         = 𝑘𝑝𝑣𝑞(𝑖𝑡𝑞




𝑘𝑝𝑣𝑑 , and 𝑘𝑖𝑣𝑑  : proportional and integral gain of the PI control loop of converter inner 
control loop in d frame 
𝑘𝑝𝑣𝑞 , and 𝑘𝑖𝑣𝑞  : proportional and integral gain of the PI control loop of converter inner 
control loop in q frame 
𝑥  : auxiliary state variable to represent the integral terms of the PI control loop of converter 
outer control loop in d frame 
𝑥4 : auxiliary state variable to represent the integral terms of the PI control loop of converter 
outer control loop in q frame  
The dynamics of PWM and gate pulse generator are not considered in this study. 
2.3.2 DC Network without CFC 
As the topology of DC network without CFC shown in Figure 2- 4, the DC network consists 
of a number of DC transmission lines which connect a number of VSC converters (from 
VSC1 to VSCn where n indicates the total number of VSC). Figure 2- 4 shows a typical 
topology of simple meshed DC network. With no DC power flow control (no CFC) in the DC 
network, the DC currents flow from one node to another through the path of least resistance. 
The DC transmission line is modelled by series resistance and inductance (R1i + L1i for the 
impedance of DC cable that connects VSC1 and VSCi).  
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Figure 2- 4  Topology of DC network without CFC. 
The dynamics of DC network without CFC can be represented by dynamic equations of all 






























+ 𝑅(𝑛− ),𝑛𝑖(𝑛− ),𝑛 = 𝑉𝑑𝑐,(𝑛− ) − 𝑉𝑑𝑐𝑛                                        (2. 35) 
for i = 1, 2, …, n, where  
i : index number of VSC converter 
n : total number of VSC converters 
𝑖   , 𝑖 𝑖 , 𝑖 𝑛 , 𝑖 𝑖 , 𝑖𝑖𝑛 , and 𝑖(𝑛− ),𝑛 𝑖𝑖𝑛 : the currents for DC branch 12, 1i, 1n, 2i, in and (n-1)n 
𝑉𝑑𝑐 , 𝑉𝑑𝑐 , 𝑉𝑑𝑐𝑖, 𝑉𝑑𝑐,(𝑛− ) , and 𝑉𝑑𝑐𝑛 : the DC voltages of one DC energy storage capacitor at 
DC side of VSC1, VSC2, VSC2, VSCn-1 and VSCn 
𝑅   , 𝑅 𝑖  , 𝑅 𝑛 , 𝑅 𝑖 , 𝑅𝑖,(𝑛− ) , and 𝑅𝑖𝑛 : the resistance of DC cable for branch 12, 1i, 1n, 2i, in 
and (n-1),n 
𝐿   , 𝐿 𝑖 , 𝐿 𝑛 , 𝐿 𝑖  , 𝐿𝑖,(𝑛− ) , and 𝐿𝑖𝑛 : the reactance of DC cable for branch 12, 1i, 1n, 2i, in 
and (n-1),n 
2.4 Linearization and Formulation of Multi-Model System 
The models of AC power system and MTDC system without CFC are linearized and 
presented in state-space representation in this section, in order to study the small-signal 
stability of the multi-model system. The independent models of AC power system and 
MTDC system without CFC presented in 2.4.3 are linearized with respect to the equilibrium 
point and then reformed into a number of sets of differential-algebraic equations (DAE) in 
state-space form [6]. Finally, the independent linearized state-space representations are 
formulated as whole in a form as follows: 
∆?̇? = 𝑨∆𝑥 + 𝑩∆𝑢                                                              (2. 36) 
where 
∆𝑥 : incremental change of the state variable vector 
∆𝑢 : incremental change of the input vector 
𝑨 : state matrix 
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𝑩 : input matrix. 
2.4.1 Linearization of AC Power System 
The linearization of the synchronous generator dynamics (2.2)-(2.7) can be expressed as 
follows: 
∆?̇?𝑆𝐺𝑖 = 𝑨𝑺𝑮𝒊∆𝑥𝑆𝐺𝑖 + 𝑩𝑺𝑮𝟏𝒊∆𝐼𝑔𝑖 + 𝑩𝑺𝑮𝟐𝒊∆𝑉𝑔𝑖 + 𝑬𝑺𝑮𝟏𝒊∆𝑢𝑔𝑖                       (2. 37) 
 
where 
∆𝑥𝑆𝐺𝑖 = [∆𝛿𝑖, ∆𝜔𝑖, ∆𝐸𝑞𝑖
′ , ∆𝐸𝑑𝑖
′ , ∆𝜑 𝑑𝑖, ∆𝜑 𝑞𝑖]
𝑇
                        (2. 38) 
∆𝐼𝑔𝑖 = [∆𝐼𝑑𝑖, ∆𝐼𝑞𝑖]
𝑇
                                                                       (2. 39) 
∆𝑉𝑔𝑖 = [∆𝜃𝑖 , ∆𝑉𝑖]
𝑇                                                                         (2. 40) 
∆𝑢𝑔𝑖 = [∆𝑇𝑀𝑖, ∆𝑉𝑟𝑒𝑓𝑖]
𝑇
                                                                (2. 41) 
 
The linearization of the excitation system dynamics (2.10) can be expressed as follows: 




                                                (2. 43) 
 
The linearization of the PSS of synchronous generator dynamics (2.11)-(2.13) can be 
expressed as follows: 
∆?̇?𝑃𝑆𝑆𝑖 = 𝑨𝑷𝑺𝑺𝒊∆𝑥𝑃𝑆𝑆𝑖 + 𝑩𝑷𝑺𝑺𝟏𝒊∆𝐼𝑔𝑖 + 𝑩𝑷𝑺𝑺𝟐𝒊∆𝑉𝑔𝑖 + 𝑬𝑷𝑺𝑺𝟏𝒊∆𝑢𝑔𝑖         (2. 44) 
where 
∆𝑥𝑃𝑆𝑆𝑖 = [∆𝑉𝑝𝑠𝑠 𝑖, ∆𝑉𝑝𝑠𝑠 𝑖, ∆𝑉𝑝𝑠𝑠𝑠𝑖]
𝑇




The formulation form of linearized model of synchronous generator with its excitation system 
and PSS can be obtained by adding all independent linearized models of synchronous 
generator, excitation system, and PSS as follows: 







                           (2. 47) 
𝑨𝑺𝑮𝑨𝒊 = [
𝑨𝑺𝑮𝒊   
 𝑨𝑬𝑿𝑪𝒊  
  𝑨𝑷𝑺𝑺𝒊
]                                    (2. 48) 
𝑩𝑺𝑮𝑨𝟏𝒊 = [
𝑩𝑺𝑮𝟏𝒊   
 𝑩𝑬𝑿𝑪𝟏𝒊  
  𝑩𝑷𝑺𝑺𝟏𝒊
]                             (2. 49) 
𝑩𝑺𝑮𝑨𝟐𝒊 = [
𝑩𝑺𝑮𝟐𝒊   
 𝑩𝑬𝑿𝑪𝟐𝒊  
  𝑩𝑷𝑺𝑺𝟐𝒊
]                            (2. 50) 
𝑬𝑺𝑮𝑨𝟏𝒊 = [
𝑬𝑺𝑮𝟏𝒊   
 𝑬𝑬𝑿𝑪𝟏𝒊  
  𝑬𝑷𝑺𝑺𝟏𝒊
]                            (2. 51) 
 
The dynamic equations of all synchronous generators can be expressed by adding all dynamic 
equations of synchronous generators in a compact matrix form as follows: 
∆?̇?𝑆𝐺𝐴 = 𝑨𝑺𝑮𝑨∆𝑥𝑆𝐺𝐴 + 𝑩𝑺𝑮𝑨𝟏∆𝐼𝑔 + 𝑩𝑺𝑮𝑨𝟐∆𝑉𝑔 + 𝑬𝑺𝑮𝑨𝟏∆𝑢𝑔                         (2. 52) 
where 
∆𝑥𝑆𝐺𝐴 = [∆𝑥𝑆𝐺𝐴 
𝑇 , … , ∆𝑥𝑆𝐺𝐴𝑖
𝑇 , … , ∆𝑥𝑆𝐺𝐴𝑚
𝑇]𝑇                         (2. 53) 
∆𝑉𝑔 = [∆𝑉𝑔 
𝑇 , … , ∆𝑉𝑔𝑖
𝑇 , … , ∆𝑉𝑔𝑚
𝑇]𝑇                                     (2. 54) 
∆𝐼𝑔 = [∆𝐼𝑔 
𝑇 , … , ∆𝐼𝑔𝑖
𝑇 , … , ∆𝐼𝑔𝑚
𝑇]𝑇                                       (2. 55) 
∆𝑢𝑔 = [∆𝑢𝑔 
𝑇 , … , ∆𝑢𝑔𝑖
𝑇 , … , ∆𝑢𝑔𝑚










































































                     (2. 60) 
 
The linearized form of the algebraic equations of generator terminal voltage (2.8)-(2.9) can 
be represented as follows: 
0 = 𝑪𝑺𝑮𝑨𝒊∆𝑥𝑆𝐺𝐴𝑖 + 𝑫𝑺𝑮𝑨𝟏𝒊∆𝐼𝑔𝑖 + 𝑫𝑺𝑮𝑨𝟐𝒊∆𝑉𝑔𝑖                         (2. 61) 
In same way as the dynamic equations of synchronous generator, the linearized form of the 
algebraic equations of all generator terminal voltages can be expressed by adding all of the 
linearized algebraic equations of generator terminal voltages in a compact matrix form as 
follows: 
0 = 𝑪𝑺𝑮𝑨∆𝑥𝑆𝐺𝐴 + 𝑫𝑺𝑮𝑨𝟏∆𝐼𝑔 + 𝑫𝑺𝑮𝑨𝟐∆𝑉𝑔                           (2. 62) 
The linearized form of the network power flow balancing equations of generator buses (PV 
buses) (2.14)-(2.15) can be represented as follows: 




∆𝑉𝑙 = [∆𝑉𝑙,(𝑚+ )
𝑇 , … , ∆𝑉𝑙𝑖
𝑇 , … , ∆𝑉𝑙𝑛
𝑇]𝑇                               (2. 64) 
for i = m+1, m+2, … , n where 
∆𝑉𝑙𝑖 = [∆𝜃𝑖 , ∆𝑉𝑖]
𝑇                                                                       (2. 65) 
 
Similarly, the linearized form of the network power flow balancing equations of non-
generator buses (PQ buses) (2.16)-(2.17) can be represented as follows: 
0 = 𝑫𝟔∆𝑉𝑔 + 𝑫𝟕∆𝑉𝑙                                                             (2. 66) 
 
The whole linearized model of AC power system can be represented by (2.52,)(2.62)-(2.66).  
2.4.2 Linearization of MTDC System without CFC 
The linearized form of the dynamic equations of DC network without CFC (2.30)-(2.35) can 
be expressed as follows: 
∆?̇?𝐷𝐶 = 𝑨𝑫𝑪𝟏∆𝑥𝐷𝐶 + 𝑨𝑫𝑪𝟐∆𝑥𝑉𝑑𝑐                                        (2. 67) 
where 
∆𝑥𝐷𝐶 = [∆𝑖  , … , ∆𝑖 𝑖, … , ∆𝑖 𝑛, ∆𝑖 𝑖, … , ∆𝑖𝑖𝑛, … , ∆𝑖(𝑛− ),𝑛]
𝑇        (2. 68) 
∆𝑥𝑉𝑑𝑐 = [∆𝑉𝑑𝑐 , … , ∆𝑉𝑑𝑐𝑖 , … , ∆𝑉𝑑𝑐𝑛]
𝑇                                               (2. 69) 
for i = 1, 2, …, n, where  
i : index number of VSC converter 
n : total number of VSC converters 
 
In order to obtain the linearized form of the dynamic equations of VSC, (2.23)-(2.29) are 
substituted into (2.20)-(2.22). In this way, the linearized form of the dynamic equations of 
VSC can be expressed as follows: 
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∆?̇?𝑉𝑆𝐶 = 𝑨𝑽𝑺𝑪∆𝑥𝑉𝑆𝐶 + 𝑩𝑽𝑺𝑪𝟏∆𝐼𝑑𝑐 + 𝑩𝑽𝑺𝑪𝟐∆𝐼𝑡 + 𝑩𝑽𝑺𝑪𝟑∆𝑉𝑡 + 𝑬𝑽𝑺𝑪∆𝑢𝑉𝑆𝐶     (2. 70) 
where 
∆𝑥𝑉𝑆𝐶 = [∆𝑥𝑉𝑆𝐶 
𝑇 , … , ∆𝑥𝑉𝑆𝐶𝑖
𝑇 , … , ∆𝑥𝑉𝑆𝐶𝑛
𝑇]
𝑇
                        (2. 71) 
∆𝑥𝑉𝑆𝐶𝑖 = [∆𝑉𝑑𝑐𝑖 , ∆𝑥 𝑖, ∆𝑥 𝑖, ∆𝑥 𝑖 , ∆𝑥4𝑖]
𝑇                                  (2. 72) 
∆𝐼𝑑𝑐 = [∆𝐼𝑑𝑐 , … , ∆𝐼𝑑𝑐𝑖 , … , ∆𝐼𝑑𝑐𝑛]
𝑇                                       (2. 73) 
∆𝐼𝑡 = [∆𝐼𝑡 
𝑇 , … , ∆𝐼𝑡𝑖
𝑇 , … , ∆𝐼𝑡𝑛
𝑇]
𝑇
                                       (2. 74) 
∆𝐼𝑡𝑖 = [∆𝑖𝑡𝑑𝑖, ∆𝑖𝑡𝑞𝑖]
𝑇
                                                               (2. 75) 
∆𝑉𝑡 = [∆𝑉𝑡 
𝑇 , … , ∆𝑉𝑡𝑖
𝑇 , … , ∆𝑉𝑡𝑛
𝑇]
𝑇
                                   (2. 76) 
∆𝑉𝑡𝑖 = [∆𝑣𝑡𝑑𝑖 , ∆𝑣𝑡𝑞𝑖]
𝑇
                                                            (2. 77) 
∆𝑢𝑉𝑆𝐶 = [∆𝑢𝑉𝑆𝐶 
𝑇 , … , ∆𝑢𝑉𝑆𝐶𝑖
𝑇 , … ∆𝑢𝑉𝑆𝐶𝑛
𝑇]
𝑇





∗, ]𝑇                                      (2. 79) 
for i = 1, 2, …, n, where  
i : i is introduced as the index number of VSC converter 
n : total number of VSC converters 
 
For MTDC system with arbitrary topology of DC network, the relationship between output 
DC current from VSC and branch current of DC cables can be determined by algebraic 
equation as follows: 
∆𝐼𝑑𝑐 = 𝑭∆𝑥𝐷𝐶                                                              (2. 80) 
where  




By merging (2.67) and (2.70) using (2.80), the linearized form of the dynamic equations of 
MTDC system without CFC can be expressed as follows: 






                                         (2. 82) 
2.4.3 Formulation of Multi-Model System 
The independent linearized models of AC power system and MTDC system without CFC 
studied in 2.4.1 and 2.4.2 are formulated into a whole multi-model system, in order to 
investigate the small-signal stability of VSC based MTDC system without CFC. 
When MTDC system is integrated to AC power system via VSC converters connected at non-
generator buses, the relationship between voltage and current at PCC of VSC and voltage and 
current of network power flow balancing equations can be expressed as follows: 
𝑉𝑘𝑒
𝑗𝜃𝑘 = 𝑣𝑡𝑑𝑖 + 𝑗𝑣𝑡𝑞𝑖                                               (2. 83) 
(𝑖𝑡𝑑𝑖 + 𝑗𝑖𝑡𝑞𝑖)(𝑅𝐶𝑖 + 𝑗𝜔𝐿𝐶𝑖) = (𝑣𝑡𝑑𝑖 + 𝑗𝑣𝑡𝑞𝑖) − (𝑣𝑐𝑑𝑖 + 𝑗𝑣𝑐𝑞𝑖)          (2. 84) 
for i = 1, 2, …, n, where  
i : index number of VSC converter 
k : index number of bus where VSCi is connected 
n : total number of VSC converters 
 
By substituting (2.83)-(2.84) into (2.81), the linearized form of the dynamic equations of 
MTDC system without CFC can be simplified as follows: 










When MTDC system is integrated to AC power system via VSC converters connected at non-
generator buses, the power injection at non-generator bus i can concluded as follows: 
𝑃𝑉𝑆𝐶𝑖 + 𝑗𝑄𝑉𝑆𝐶𝑖 = 𝑉𝑘𝑒
𝑗𝜃𝑘(𝑖𝑡𝑑𝑖 + 𝑗𝑖𝑡𝑞𝑖)
∗                              (2. 87) 




] = 𝑩𝑳𝒄𝒊∆𝑥𝑀𝑇𝐷𝐶𝑖 + 𝑩𝑳𝒖𝒊∆𝑢𝑉𝑆𝐶𝑖 + 𝑫𝑳𝒊∆𝑉𝑙𝑖                 (2. 88) 
By substituting (2.88) into (2.66), the updated network power flow equations of non-
generator buses (PQ buses) are in algebraic equations as follows: 
0 = 𝑫𝟔∆𝑉𝑔 + 𝑫𝟕∆𝑉𝑙 + 𝑩𝑳𝒄∆𝑥𝑀𝑇𝐷𝐶 + 𝑩𝑳𝒖∆𝑢𝑉𝑆𝐶 + 𝑫𝑳∆𝑉𝑙               (2. 89) 
0 = 𝑫𝟔∆𝑉𝑔 + 𝑫𝟕
′ ∆𝑉𝑙 + 𝑩𝑳𝑺𝑻∆𝑥𝑀𝑇𝐷𝐶 + 𝑫𝑺𝑻∆𝑢𝑉𝑆𝐶                                (2. 90) 
 
Finally, linearized dynamic equations of all synchronous generators (2.52) and linearized 
dynamic equations of MTDC system without CFC (2.81) are merged, via substituting all 
network power flow equations of generator buses (2.63) and non-generator buses (2.90) as 
follows: 











                                                (2. 93) 
2.5 Small-Signal Stability Analysis 
Small-signal stability analysis is to study if a power system is capable of maintaining 
synchronism when it is subjected to small disturbances [147]. A disturbance is considered to 
be small if the equations that describe the response of the power system against disturbance 
can be linearized with respect to the equilibrium point [147]. A test system that consists of 
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AC power system with multiple synchronous generators and MTDC system with multiple 
VSC converters is established in 2.5.1. Modal analysis of the established AC/DC system is 
implemented to investigate its small signal stability in 2.5.2. 
2.5.1 Test System 
As shown in Figure 2- 5, the topology of the studied AC/DC system consists of AC power 
system with multiple synchronous generators and MTDC system with multiple VSC 
converters. The studied system is based on Kundur’s 4-generator 2-area system proposed in 
[6] where all parameters of AC system can be found. There are two areas connected by a 
week tie (220 km double-circuit transmission line) and VSC converters integrated three-
terminal DC network. The AC system consists of 4 synchronous generators with excitation 
system and PSS as described in 2.2.1. The DC network consists of three VSC converters 
connected by meshed DC cables as described in 2.2.2. The pole-to-pole voltage of all VSC 
converters is 120 kV. The master-slave control is used for VSC MTDC system. VSC2 is 
operating in 𝑉𝑑𝑐  - 𝑉𝑎𝑐  control, controlling the DC voltage level of DC network and AC 
voltage at the PCC of VSC2 to AC system. VSC1 and VSC3 are operating in P-𝑉𝑎𝑐 control, 
controlling active power transferred through VSC converters and AC voltage at their PCC to 
AC system. The generator parameters, Excitation system parameters and PSS parameters are 
listed in Appendix A.1, A.2, and A.3. The Transmission line parameters are listed in 
Appendix A.4. The generation data, and load data are listed in Appendix A.5 and A.6. The 
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Figure 2- 5  Topology of the studied AC/DC system. 
2.5.2 Modal Analysis 
The small-signal stability analysis of the integrated AC/DC system established in 2.5.1 is 
presented in this section. The eigenvalues of the state matrix 𝑨𝑨𝑪𝑫𝑪 of the studied system are 
defined as the values of the scalar parameter 𝝀𝑨𝑪𝑫𝑪 for which there exist non-trivial solutions 
(other than Φ = 0) to the equation: 
𝑨𝑨𝑪𝑫𝑪𝚽 = 𝝀𝑨𝑪𝑫𝑪𝚽                                                    (2. 94) 
where 
n : the order of 𝑨𝑨𝑪𝑫𝑪 
𝚽 : an 𝑛 × 1 vector 
 
Generally, (2.95) is used to compute the eigenvalues as follows: 
(𝑨𝑨𝑪𝑫𝑪 − 𝝀𝑨𝑪𝑫𝑪𝐈)𝚽 = 0                                             (2. 95) 
For a non-trivial solution 
(𝑨𝑨𝑪𝑫𝑪 − 𝝀𝑨𝑪𝑫𝑪𝐈) = 0                                            (2. 96) 
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The 𝑛 solutions of 𝝀𝑨𝑪𝑫𝑪 = 𝜆𝐴𝐶𝐷𝐶 , 𝜆𝐴𝐶𝐷𝐶 , … , 𝜆𝐴𝐶𝐷𝐶𝑛 are the eigenvalues of 𝑨𝑨𝑪𝑫𝑪. 
The right eigenvector Φ𝑖 of 𝑨𝑨𝑪𝑫𝑪 is defined as that for any eigenvalue 𝜆𝐴𝐶𝐷𝐶𝑖, the n-column 
vector Φ𝑖 which satisfies (2.93) is called the right eigenvector of 𝑨𝑨𝑪𝑫𝑪 associated with the 
eigenvalue  𝜆𝐴𝐶𝐷𝐶𝑖 [6]. 
𝑨𝑨𝑪𝑫𝑪Φ𝑖 =  𝜆𝐴𝐶𝐷𝐶𝑖Φ𝑖                                                 (2. 97) 
for i = 1,2,…, n 






]                                                                (2. 98) 
Similarly, the left eigenvector 𝛹𝑖  of 𝑨𝑨𝑪𝑫𝑪  is defined as the n-column vector 𝛹𝑖  which 
satisfies (2.99) is called the left eigenvector of 𝑨𝑨𝑪𝑫𝑪 associated with the eigenvalue  𝜆𝐴𝐶𝐷𝐶𝑖 . 
𝛹𝑖𝑨𝑨𝑪𝑫𝑪 =  𝜆𝐴𝐶𝐷𝐶𝑖𝛹𝑖                                                  (2. 99) 
for i = 1,2,…, n 
Since the eigenvectors are determined only to within a scalar multiplier, generally the left and 
right vectors should be normalized to satisfy the (2.96) as follows: 
Φ𝑖𝛹𝑖 = 1                                                              (2. 100) 
for i = 1,2,…, n 
Participation matrix P that combines the right and the left eigenvectors, is usually used as a 
measure of association between state variable and the modes as follows: 











]                                                       (2. 102) 
where  
Φ𝑘𝑖 : the k-th entry of the right eigenvector Φ𝑖 
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𝛹𝑖𝑘 : the k-th entry of the left eigenvector 𝛹𝑖 
The term 𝑝𝑘𝑖 = Φ𝑘𝑖𝛹𝑖𝑘  is defined as participation factor, as a measure of the relative 
participation of the k-th state variable in the i-th mode. From Participation matrix, the 
dominant state is defined as the state variable which has the largest participation factor of 
corresponding mode. 
The complete state-space matrix 𝑨𝑨𝑪𝑫𝑪 has a dimension of 52 × 52, which consists of sub 
state-space matrix of two synchronous with excitation system (2 × (7 × 7) = 2 × (6 + 1) ×
(6 + 1) ), sub state-space matrix of two synchronous with excitation system and PSS 
( 2 × (10 × 10) = 2 × (6 + 1 + 3) × (6 + 1 + 3) ), sub state-space matrix of three VSC 
converters (3 × (5 × 5)) and sub state-space matrix of DC network (3 × 3). 
By use of the approach to compute eigenvalues presented in (2.96), the calculated 
eigenvalues 𝝀𝑨𝑪𝑫𝑪 of 𝑨𝑨𝑪𝑫𝑪 are shown in Table 2- 1. The frequency of oscillation, damping 
ratio and dominant state of all conjugate pairs of complex eigenvalues are also provided in 
Table 2- 1. 
Table 2- 1  Eigenvalue results of the test system 
No.    *Eigenvalue                   *Frequency   *Damping Ratio  *Dominant State 
  1     -989.996909                             \               \          ΔEfd4 
  2     -992.295150                             \               \          ΔEfd1         
  3     -995.595105                             \               \          ΔEfd1  
  4     -995.707401                             \               \          ΔEfd4 
  5     -50.413426                              \               \          ΔVpss23 
  6     -50.366195                              \               \          ΔVpss21 
  7     -21.427299   +15.161188 *j          2.413           0.816          Δφ1d4 
  8     -21.427299   -15.161188 *j          2.413           0.816          Δφ1d4 
  9     -40.882330                              \               \          ΔVdc2 
 10     -37.917394                              \               \          ΔVdc3 
 11     -36.146715   +0.024978 *j           0.004           1.000          Δφ2q4  
 12     -36.146715   -0.024978 *j           0.004           1.000          Δφ2q4  
 13     -36.288964                              \               \          ΔVdc1 
 14     -32.194002                              \               \          Δφ1d2 
 15     -30.737547   +0.158066 *j           0.025           1.000          Δφ2q2 
 16     -30.737547   -0.158066 *j           0.025           1.000          Δφ2q2 
 17     -31.405309                              \               \          Δφ1d4 
 18     -20.867438   +9.467676 *j           1.507           0.911          ΔEq1 
 19     -20.867438   -9.467676 *j           1.507           0.911          ΔEq1 
 20     -1.324679    +7.721609 *j           1.229           0.169          Δδ2\ Δω2 
 21     -1.324679    -7.721609 *j           1.229           0.169          Δδ2\ Δω2 
 22     -1.353152    +7.949151 *j           1.265           0.168          Δδ3\ Δω3 
 23     -1.353152    -7.949151 *j           1.265           0.168          Δδ3\ Δω3 
 24     -10.373650                              \               \          ΔEq1 
 25     -10.232562                              \               \          ΔEq4 
 26     -0.218620    +4.107588 *j           0.654           0.053          Δδ1\ Δω1 
 27     -0.218620    -4.107588 *j           0.654           0.053          Δδ1\ Δω1 
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 28     -3.018354                               \               \          ΔEq3 
 29     -3.006456                               \               \          ΔEd1 
 30     -2.845598                               \               \          Δi12 
 31     -3.463600    +0.021567 *j           0.003           1.000          ΔEd2 
 32     -3.463600    -0.021567 *j           0.003           1.000          ΔEd2 
 33     -3.455578                               \               \          Δi13 
 34     -0.228905                               \               \          Δi23 
 35     -0.203891                               \               \          ΔVpss31 
 36     -0.180524                               \               \          ΔVpss33 
 37     -0.133536                               \                          Δx32 
 38     -0.102150                               \               \          ΔVpss13 
 39     -0.051441                               \               \          ΔVpss11 
 40     -0.034907                               \               \          Δx42 
 41     -0.016020                               \               \          Δx41 
 42     -0.003969                               \               \          Δx43 
 43     -0.011648                               \               \          Δx32 
 44     -0.011527                               \               \          Δx31 
 45     -0.000000    +0.000000 *j            0.000          0.000          Δδ4\ Δω4 
 46     -0.000000    -0.000000 *j            0.000          0.000          Δδ4\ Δω4 
 47     -3.333333                               \               \          Δx21 
 48     -3.333333                               \               \          Δx12 
 49     -3.333333                               \               \          Δx13 
 50     -3.333333                               \               \          Δx23 
 51     -3.333333                               \               \          Δx22 
 52     -3.333333                               \               \          Δx23 
 
It can be seen from Table 2- 1 that all 52 eigenvalues have non-positive real part. This 
indicates a stable operating condition at the equilibrium point. There are two zero eigenvalues 
 𝜆𝐴𝐶𝐷𝐶45,46 , as there is no infinite busbar in the testing network. One of the zero eigenvalues 
arises from a redundancy in synchronous generator angle. The second zero eigenvalue results 
from that the generator torque is independent of machine speed deviations, and this is 
because mechanical damping is neglected and governor action is not represented. This can 
also be proved by the fact that the dominant states of the two zero eigenvalues are rotor angle 
and rotor angular velocity of synchronous generator G4. If the rotor angle and angular 
velocity of one synchronous generator are regarded as references, and the governor action of 
mechanical damping is considered, the two zero eigenvalues will be reduced [148-149].  
All the conjugate pairs of complex eigenvalues 𝜆𝐴𝐶𝐷𝐶7,8 , 𝜆𝐴𝐶𝐷𝐶  ,  , 𝜆𝐴𝐶𝐷𝐶 5, 6 , 𝜆𝐴𝐶𝐷𝐶 8, 9 , 
𝜆𝐴𝐶𝐷𝐶 0,  , 𝜆𝐴𝐶𝐷𝐶  ,  , 𝜆𝐴𝐶𝐷𝐶 6, 7, and  𝜆𝐴𝐶𝐷𝐶  ,   are related to the dominant state variables of 
synchronous generators according to their participation factors. The damping of these modes 
is mainly affected by synchronous generator setting, associated exciter setting, and 
corresponding power system stabilizer parameters. The eigenvalues that significantly affects 
the dynamic response of the system are 𝜆𝐴𝐶𝐷𝐶 6, 7 (with frequency of oscillation of 0.654 Hz, 
and damping ratio of 0.053). According to participation matrix, the state variables of 
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synchronous generator G1 have a dominant effect on the conjugate pair of 𝜆𝐴𝐶𝐷𝐶 6, 7 . In 
consequence, these states should be considered primarily in attempt to improve network 
damping characteristic. 
The conjugate pairs of complex eigenvalues 𝜆𝐴𝐶𝐷𝐶 0,  (with frequency of oscillation of 1.229 
Hz, and damping ratio of 0.169), 𝜆𝐴𝐶𝐷𝐶  ,  (with frequency of oscillation of 1.265 Hz, and 
damping ratio of 0.168), and  𝜆𝐴𝐶𝐷𝐶 6, 7 (with frequency of oscillation of 0.654 Hz, and 
damping ratio of 0.053) are related to the rotor angle and rotor angular velocity of 
synchronous generator G2, G3, and G1 respectively, if the rotor angle and rotor angular 
velocity of synchronous generator G4 are regarded as reference. These oscillation 
characteristic reflected by modal analysis can be further validated by simulation results in 
section 2.6. The conjugate pairs of complex eigenvalues  𝜆𝐴𝐶𝐷𝐶 8, 9  are associated to the 
transient electromagnetic force caused by field flux linkage in q-axis of synchronous 
generator G1. The remaining conjugate pairs of complex eigenvalues  𝜆𝐴𝐶𝐷𝐶7,8 , and 
 𝜆𝐴𝐶𝐷𝐶  ,  are associated to the states of synchronous generator G4 and conjugate pairs 
𝜆𝐴𝐶𝐷𝐶 5, 6 , and  𝜆𝐴𝐶𝐷𝐶  ,  are associated to the states of synchronous generator G2. The 
incorporation of additional PSS can contribute to the damping of these modes since the 
existing PSS are installed to synchronous generator G1, and G3 only. 
2.6 Simulation Validation 
The AC/DC test system as shown in Figure 2- 5 has been established in RSCAD to validate 
the results of modal analysis. The power flow data, AC voltages, and impedance values are 
based on 4-generator 2-area benchmark system model in [6] where same parameters are used 
in 2.5.2. 
The purpose of using RTDS-based simulation and testing platform is due to the fact that it 
can provide an effective solution for such a development with the following benefits: 
1. In the RSCAD environment (RSCAD is the specifically-designed software platform for 
power system modelling and interfacing to RTDS hardware), the power electronic 
devices can be represented using detailed models in close to practical devices. In this 
way, it can reflect the steady-state and dynamic characteristics of power electronic 
devices (including VSC FACTS and VSC HVDC devices); 
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2. With specifically-designed multiple processing units for digital simulation, the 
computational capability of RTDS hardware can be powerful enough to achieve real-
time simulation. In doing so, the simulation efficiency of RTDS can satisfy the 
requirements for multi-scenario detailed analysis of power electronic devices; 
3. RTDS can provide the function of hardware-in-the-loop to realise the interactions 
between the simulated virtual power networks in RSCAD and those physical protective 
relays and hardware-based controllers. 
2.6.1 Small Disturbances 
Small disturbances (changes of reference) are applied to AC/DC test system to validate the 
result of modal analysis to investigate small signal stability of the test system. A step 
reference change is applied to VSC2, with V𝑑𝑐 𝑟𝑒𝑓 changes from 2.0 (p.u.) to 2.1 (p.u.) at 0.6s.  
The dynamic response of rotor angular velocity difference of synchronous generators 1-4 in 
response to the small disturbance are shown in Figure 2- 6. The damping frequency and 
damping ratio of difference of synchronous generators seen from the figure are in line with 






Figure 2- 6  Rotor angular velocity differences of synchronous generators 1-4. 
The dynamic response of VSC related data of VSC1, VSC2, and VSC3, including DC voltage, 
active power transfer, and AC voltage are shown in Figure 2- 7 to Figure 2- 9. It can be seen 
from the figures that the DC voltages of all VSC reached a new steady state after a short 
period of time while active power transfer and AC voltage recovers to their former value after 
the disturbance. This is due to the control system of all VSC are set to AC voltage regulation 
in q axis. The VSC2 is set to DC voltage regulation, while VSC1 and VSC3 are set to active 



















Figure 2- 9  Dynamic response of VSC3 against small disturbance. 
The dynamic response of DC network, including current of DC branch 12, 13 and 23 are 
shown in Figure 2- 10. It can be seen from the figures that the currents of all DC braches 
reach to a new steady states after a short period of time. And small oscillations of DC branch 
13 are seen since no DC current flow controller is applied to DC network and active power 
through branch 13 is not controlled. Stable dynamic performance against small disturbance 






Figure 2- 10  Dynamic response of DC network. 
2.6.2 Large Disturbances 
AC-System fault 
A large disturbance is applied to test the stability of the system under large disturbances. A 
10Ω single-line-to-ground (SLG) fault is simulated at PCC of VSC terminal 3 (primary side 
of coupling transformer) at 0.15s lasting for 7 cycles (116 ms). 
The dynamic response of VSC related data of VSC1, VSC2, and VSC3, including DC voltage, 
active power transfer, and AC voltage are shown in Figure 2- 11 to Figure 2- 13. It can be 
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seen from the figures that the DC voltages, active power transfer, and AC voltage of all VSC 


















Figure 2- 13  Dynamic response of VSC3 against AC system fault. 
The dynamic response of DC network, including currents of DC branch 12, 13 and 23 are 
shown in Figure 2- 14. It can be seen from the figures that the currents of all DC braches 
recover to its former values after the fault. The simulation results against large AC system 






Figure 2- 14  Dynamic response of DC network against AC system fault. 
DC Cable fault 
For the testing of large disturbance at DC side, a 25Ω  line-to-ground DC-cable fault is 
simulated at DC-side of VSC3 at 0.15s lasting for 7 cycles (116 ms). 
The dynamic response of VSC related data of VSC1, VSC2, and VSC3, including DC voltage, 
active power transfer, and AC voltage are shown in Figure 2- 15 to Figure 2- 17. It can be 
seen from the figures that the DC voltages, active power transfer, and AC voltage of all VSC 




















Figure 2- 17  Dynamic response of VSC3 against DC cable fault. 
The dynamic response of DC network, including current of DC branch 12, 13 and 23 are 
shown in Figure 2- 18. It can be seen from the figures that the currents of all DC braches 
recover to its former values after the fault. The simulation results against DC cable fault 









In this chapter, AC power system including synchronous generator with excitation system 
and PSS, and network power flow has been modelled in dynamic and algebraic equations. 
MTDC system without CFC, including VSC with its control system and generalized DC 
network without CFC has been modelled in dynamic equations. Dynamic model of these two 
subsystems have been linearized and formulated to form state-space representation of multi-
model system for small-signal stability analysis. An integrated AC/DC system that consists of 
multiple synchronous generators with excitation system and PSS, multiple VSC converters, 
and DC network without CFC, has been established. Small-signal model of test system has 
been derived based on approaches in 2.2-2.4 and the eigenvalues of state-space representation 
of test system have been calculated. Modal analysis of the eigenvalues results has been 
performed to study small-signal stability of VSC-based MTDC system without CFC. 
It can be found from eigenvalue results that all 52 eigenvalues have non-positive real part. 
This indicates a stable operating condition at the considered operating point. There are two 
zero eigenvalues, as there is no infinite bus bar in the testing network. One of the eigenvalue 
arises from a redundancy in synchronous generator angle. The second zero eigenvalue results 
from that the generator torque is independent of machine speed deviations, and this is 
because mechanical damping is neglected and governor action is not represented. If the rotor 
angle and angular velocity of one synchronous machine are regarded as references, and the 
governor action of mechanical damping is considered, the two zero eigenvalues will be 
reduced. All the conjugate pairs of complex eigenvalues are related to the dominant state 
variables of synchronous generators according to their participation factors. The damping of 
these modes is mainly affected by synchronous generator setting, associated exciter setting, 
and corresponding power system stabilizer parameters.  
Simulations results of established AC/DC system against small disturbances in aspects of 
damping frequency and damping ratio of difference of synchronous generators are in line 
with modal analysis results. A stable operating condition around operating point is seen from 
simulation results in RTDS/RSCAD against both small disturbance of change of reference 
and large disturbances (including AC system faults, and DC cable faults), which is in line 




CHAPTER 3 SMALL-SIGNAL STABILITY ANALYSIS 
OF VSC BASED MTDC SYSTEM WITH DC CFC 
3.1 Introduction 
This chapter presents the dynamic modelling of the integrated MTDC/AC system with 
integration of CFC to study the small-signal stability of VSC-based MTDC system with CFC 
and the potential interactions between CFC and VSC. In 3.2, the modelling of DC network 
with CFC and its control system is presented in dynamic equations. The small-signal state-
space model of DC network with CFC is linearized around equilibrium point. Then the 
linearized state-space model of the subsystem of DC network with CFC is merged into VSC-
based MTDC system without CFC presented in Chapter 2 to formulate multi-model system 
with CFC. In 3.3, a test system that consists of multiple synchronous generators with 
excitation system and PSS, multiple VSC converters, and DC network with CFC, is 
established. Small-signal model of test system is derived based on approaches presented in 
Chapter 2 and the eigenvalues of state-space representation of the test system are calculated. 
Modal analysis of calculated eigenvalues in comparison between integrated AC/DC system 
without/with CFC is implemented to study the impacts of the incorporation of  CFC, and its 
control parameters on small-signal stability of  the integrated AC/DC system. Simulations 
results of established AC/DC system against small disturbances and large disturbances 
(including AC system faults, and DC cable faults) in RTDS/RSCAD are analysed to validate 
modal analysis results. Eigenvalue trajectories are used to study the potential interactions 
between CFC and VSC, including impacts of control parameters of CFC on VSC, and 
impacts of control parameters of VSC on CFC.  
3.2 Modelling, Linearization and Formulation of VSC Based MTDC 




3.2.1 Modelling of DC Network with CFC  
The meshed MTDC networks are currently facing an operational challenge, which is that the 
DC branch currents cannot be fully controlled. Existing DC current flow control approaches 
are only capable of regulating a certain branch current. Recently, CFC emerges as a DC-DC 
converter based device which can provide multi-line flexible current flow control in a simple 
meshed DC network. 
Figure 3- 1 shows the single-line diagram of the topology of a two-line CFC that is integrated 
to a VSC based three-terminal DC network [84,86]. The CFC model consists of two identical 
full-bridge DC-DC converter modules sharing a common capacitor, which is used as a 
channel for the power exchange between two bridge converter modules. These two DC-DC 
converter modules can be controlled independently. The branch currents of the CFC installed 
meshed DC network can be fully controlled, by use of designed switching patterns of the DC-
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Figure 3- 1  Single-line diagram of the topology of a two-line CFC. 
As shown in Figure 3- 1, one DC-DC converter consists of two legs, with two switches 
(which consist of IGBT with anti-parallel diode) on each leg. SAi and SBi (i = 1,2) are on same 
leg, whilst SCi and SDi (i = 1,2) are on the other leg. Two switches on the same leg are 
switched complementarily. This switching manner ensures the energy storage capacitor 
works in two operational modes (charging or discharging) as shown in Table 3- 1. The 
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capacitor is charging when both   and   are on, while the capacitor is discharging when 
both   and   are on. 
Table 3- 1  DC-DC converter operational modes 
DC-DC CONVERTER OPERATIONAL MODES 
Mode Capacitor State         
1 
 
Charging ON OFF OFF ON 
2 Discharging OFF ON ON OFF 
 
The target of the CFC control system is to maintain the voltage across the capacitor and to 
control DC current of a certain DC transmission line branch, for example     in this case.  
The duty cycles of switch-on state of all the switches in two full-bridge module are shown in 
Table 3- 2. 
Table 3- 2  Switch duty cycles 
SWITCH DUTY CYCLES 
Switches   ,      ,                
Duty Cycles da 1 − da d   1 − d   d   1 − d   
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By this operation manner, the voltages across DC-DC converter in two DC branch, e   and 
e   can be regarded as two voltage sources as shown in Figure 3- 2, and current through CFC 
     , can be summarized as in Table 3- 3. 
Table 3- 3  Switching modes of CFC. 
SWITCHING MODES OF CFC 
Switching Mode Switches On Duty Cycle e        
1   ,    a  0 0 
2   ,    a         
3   ,    a  −   −    
4   ,    a4 0 0 
Switching Mode Switches On Duty Cycle e        
5   ,    b  0 0 
6   ,    b         
7   ,    b  −   −    
8   ,    b4 0 0 
 
The duty cycles in Table 3- 3 can be derived as follows: 
𝑎 = 𝑚𝑖𝑛{𝑑𝑐 , 𝑑𝑎}                                                            (3. 1) 
𝑎 = 𝑚𝑎𝑥{𝑑𝑎 − 𝑑𝑐 , 0}                                                   (3. 2) 
𝑎 = 𝑚𝑖𝑛{𝑑𝑐 − 𝑑𝑎 , 0}                                                    (3. 3) 
𝑎4 = 1 − 𝑚𝑎𝑥{𝑑𝑎, 𝑑𝑐 }                                                   (3. 4) 
𝑏 = 𝑚𝑖𝑛{𝑑𝑐 , 𝑑𝑎}                                                           (3. 5) 
    𝑏 = 𝑚𝑎𝑥{𝑑𝑎 − 𝑑𝑐 , 0}                                                  (3. 6) 
𝑏 = 𝑚𝑖𝑛{𝑑𝑐 − 𝑑𝑎 , 0}                                                   (3. 7) 
   𝑏4 = 1 − 𝑚𝑎𝑥{𝑑𝑎, 𝑑𝑐 }                                                  (3. 8) 
Hence the voltages across DC-DC converter in two coupling DC branch e  , and e   can be 
expressed with corresponding duty cycles as: 
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𝑒  = (𝑎 − 𝑎 )𝑢𝑐 = (𝑑𝑎 − 𝑑𝑐 )𝑢𝑐                                          (3. 9) 
 𝑒  = (𝑏 − 𝑏 )𝑢𝑐 = (𝑑𝑎 − 𝑑𝑐 )𝑢𝑐                                        (3. 10) 
And by considering the charging and discharging states of the capacitor within a switching 




= (𝑎 − 𝑎 )𝑖  + (𝑏 − 𝑏 )𝑖  = (𝑑𝑎 − 𝑑𝑐 )𝑖  + (𝑑𝑎 − 𝑑𝑐 )𝑖         (3. 11) 
The target of control system of the two-line CFC is to regulate the duty cycle ratio of the 
switches so that the voltage across the capacitor is maintained and the current of DC branch 
(𝑖   in this study) is controlled. 
Figure 3- 3 shows the architecture of CFC control system to output duty cycle ratio of the 
switches. The DC branch current  𝑖  , reference of DC branch current 𝑖  
∗  , capacitor 
voltage  𝑢𝑐 , and reference of capacitor voltage 𝑢𝑐
∗ are inputs of the control system. The 
difference of 𝑖  
∗  and  𝑖   is inputted into a PI control loop and the first limitation block. Then 
the output of the first limitation block (which yields 𝑑𝑎 − 𝑑𝑐  ), is subtracted from 𝑑𝑎 and 
inputted into the second limitation block. The output signal of the second limitation block is 
𝑑𝑐 . Similarly, the difference of 𝑢𝑐
∗ and  𝑢𝑐  is inputted into a PI control loop and the first 
limitation block. Then the output of the first limitation block (which yields 𝑑𝑎 − 𝑑𝑐  ), is 
subtracted from 𝑑𝑎 and inputted into the second limitation block. The output signal of the 
second limitation block is 𝑑𝑐 . And by use of same kind of gate signal generator that is 





















Figure 3- 3  Architecture of CFC control system. 
In this way, the duty cycle reference 𝑑𝑐 , and 𝑑𝑐  can be obtained as: 
𝑑𝑐 = 𝑑𝑎 − 𝑘𝑝𝑐 (−𝑖  
∗ + 𝑖  ) − 𝑘𝑖𝑐 ∫(−𝑖  
∗ + 𝑖  )𝑑𝑡 
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 = 𝑑𝑎 − 𝑘𝑝𝑐 (−𝑖  
∗ + 𝑖  ) − 𝑘𝑖𝑐 𝑦                           (3. 12) 
𝑑𝑐 = 𝑑𝑎 − 𝑘𝑝𝑐 (𝑢𝑐
∗ − 𝑢𝑐) − 𝑘𝑖𝑐 ∫(𝑢𝑐
∗ − 𝑢𝑐)𝑑𝑡          
= 𝑑𝑎 − 𝑘𝑝𝑐 (𝑢𝑐
∗ − 𝑢𝑐) − 𝑘𝑖𝑐 𝑦                                (3. 13) 
where 
𝑘𝑝𝑐 , 𝑘𝑖𝑐 , 𝑘𝑝𝑐 , and 𝑘𝑖𝑐  : the proportional and integral gains of the PI control loops of CFC 
control system 
𝑦  and 𝑦  : auxiliary state variables to represent integral parts of the PI control loops 
 
Applying Kirchhoff's voltage law, the dynamic equations of all DC braches of the three-












+ 𝑅  𝑖  = 𝑉𝑑𝑐 − 𝑉𝑑𝑐                                               (3. 16) 
The final mathematical dynamic equations of DC network with CFC can be obtained by 
substitute (3.9)-(3.10), (3.12), and (3.13), into (3.11), and (3.14)-(3.16), with auxiliary state 
variable dynamics as follows: 
𝑑𝑦 
𝑑𝑡
= −𝑖  




∗ − 𝑢𝑐                                                           (3. 18) 
3.2.2 Linearization of DC Network with CFC 
The linearization of the dynamic equations of DC network with CFC (3.11), (3.14)-(3.18) can 
be expressed as follows: 
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∆?̇?𝐶𝐹𝐶 = 𝑨𝑪𝑭𝑪∆𝑥𝐶𝐹𝐶 + 𝑨𝑪𝑭𝑪𝟐∆𝑥𝑉𝑑𝑐 + 𝑬𝑪𝑭𝑪∆𝑢𝐶𝐹𝐶                            (3. 19) 
where 
∆𝑥𝐶𝐹𝐶 = [∆𝑖  , ∆𝑖  , ∆𝑖  , ∆𝑢𝑐 , ∆𝑦 , ∆𝑦 , ]
𝑇                               (3. 20) 
∆𝑥𝑉𝑑𝑐 = [∆𝑉𝑑𝑐 , ∆𝑉𝑑𝑐 , ∆𝑉𝑑𝑐 ]
𝑇                                                   (3. 21) 
∆𝑢𝐶𝐹𝐶 = [∆𝑖  
∗ , ∆𝑢𝑐
∗]𝑇                                                                     (3. 22) 
3.2.3 Formulation of Multi-Model System 
The independent linearized models of AC power system, MTDC system without CFC, and 
DC network with CFC studied in 2.4.1, 2.4.2, and 3.2.2 respectively, are formulated into a 
whole multi-model system, in order to investigate the small-signal stability of VSC–based 
MTDC system with CFC. 
The DC network with CFC is integrated into MTDC system without CFC via VSC converters 
connected at VSC terminal of DC network, when CFC is installed into DC network. The 
state-space representation of DC network with CFC obtained in 3.2.2 is merged with the 
state-space representation of VSC obtained in 2.4.2 as follows: 











                                 (3. 25) 
Finally, the linearized dynamic equations of MTDC system with CFC (3.23) can be merged 
with the linearized dynamic equations of all synchronous generators (2.52) using the same 
approach that presented in 2.4.3 as follows: 













                                           (3. 28) 
3.3 Impacts of CFC on Small-Signal Stability of the Integrated AC/DC 
System 
As CFC is integrated into MTDC system, the small-signal stability of the integrated AC/DC 
system is studied in this section to investigate the potential impacts of CFC that might be 
brought in. The modified test system is described in 3.3.1 with CFC installed into DC 
network. The modal analysis for the modified integrated AC/DC system is studied to 
investigate the small-signal stability in 3.3.2. The dynamic simulations in case of small 
disturbances and large disturbances are performed in 3.3.3 to validate modal analysis results. 
Finally, the impacts of the incorporation of CFC on existing MTDC system is studied in 3.3.4. 
3.3.1 Test System 
The single-line diagram of the topology of CFC integrated AC/DC system is shown in Figure 
3- 4. The modified system is based on the MTDC system established in 2.5.1 which is added 
with a two-line CFC. As shown in Figure 3- 4, the CFC is located at the DC side of VSC1 to 
control the current flow of DC branch i12 and i13. The parameters of CFC are listed in 
Appendix A.9 while other parameters of existing MTDC system are the same with the test 
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Figure 3- 4  Single-line diagram of the topology of CFC integrated AC/DC system. 
3.3.2 Modal Analysis 
In order to illustrate the impacts of the incorporation of CFC on small-signal stability of the 
integrated AC/DC system, eigenvalue analysis is implemented for the system with CFC.  
The complete state-space matrix 𝑨𝑨𝑪𝑫𝑪𝑪𝑭𝑪 has a dimension of 55 × 55, which consists of 
sub state-space matrix of two synchronous generators with excitation system (2 × (7 × 7) =
2 × (6 + 1) × (6 + 1) ), sub state-space matrix of two synchronous generators with 
excitation system and PSS (2 × (10 × 10) = 2 × (6 + 1 + 3) × (6 + 1 + 3) ), sub state-
space matrix of three VSC converters (3 × (5 × 5)), sub state-space matrix of DC network 
(3 × 3)(the state variables are ∆𝑖  , ∆𝑖  , ∆𝑖  ), and sub state-space matrix of CFC (3 × 3)(the 
state variables are ∆𝑢𝑐, ∆𝑦 , ∆𝑦 ). There are 52 eigenvalues for the system without CFC as 
presented in 2.5.2, and 55 eigenvalues of the system with CFC. The additional three states 
result from the CFC capacitor and 2 integral controllers of CFC (∆𝑢𝑐, ∆𝑦 , ∆𝑦 ). 
By use of the approach to compute eigenvalues presented in 2.5.2, the calculated eigenvalues 
𝝀𝑨𝑪𝑫𝑪𝑪𝑭𝑪 of 𝑨𝑨𝑪𝑫𝑪𝑪𝑭𝑪 are shown in Table 3- 4. The frequency of oscillation, damping ratio 
and dominant state of all conjugate pairs of complex eigenvalues are also provided in Table 
3- 4. 
Table 3- 4  Eigenvalue results of CFC integrated AC/DC system 
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No.    *Eigenvalue                   *Frequency   *Damping Ratio  *Dominant State 
  1     -989.996909                             \               \   ΔEfd4 
  2     -992.295149                             \               \   ΔEfd1 
  3     -995.595105                             \               \   ΔEfd1 
  4     -995.707401                             \               \   ΔEfd4 
  5     -29.207818   +79.733757 *j          12.690          0.344   Δi13 
  6     -29.207818   -79.733757 *j          12.690          0.344   Δi13 
  7     -36.172771   +74.960903 *j          11.930          0.435   Δi12 
  8     -36.172771   -74.960903 *j          11.930          0.435   Δi12 
  9     -50.413402                              \               \   ΔVpss23 
 10     -50.366193                              \               \   ΔVpss21 
 11     -21.427289   +15.161162 *j          2.413           0.816   Δφ1d4 
 12     -21.427289   -15.161162 *j          2.413           0.816   Δφ1d4 
 13     -40.284553                              \               \   ΔVdc3 
 14     -36.147588   +0.024697 *j           0.004           1.000   Δφ2q4 
 15     -36.147588   -0.024697 *j           0.004           1.000   Δφ2q4 
 16     -32.194893                              \               \   Δφ1d2 
 17     -31.405286                              \               \   Δφ1d4 
 18     -30.737465   +0.158230 *j           0.025           1.000   Δφ2q2 
 19     -30.737465   -0.158230 *j           0.025           1.000   Δφ2q2 
 20     -20.867725   +9.466367 *j           1.507           0.911   ΔEq1 
 21     -20.867725   -9.466367 *j           1.507           0.911   ΔEq1 
 22     -1.324673    +7.721606 *j           1.229           0.169   Δδ2\ Δω2 
 23     -1.324673    -7.721606 *j           1.229           0.169   Δδ2\ Δω2 
 24     -1.353150    +7.949151 *j           1.265           0.168   Δδ3\ Δω3 
 25     -1.353150    -7.949151 *j           1.265           0.168   Δδ3\ Δω3 
 26     -13.782411                              \               \   Δi23 
 27     -10.373649                              \               \   ΔEq1 
 28     -10.232547                              \               \   ΔEq4 
 29     -0.218588    +4.107533 *j            0.654          0.053   Δδ1\ Δω1 
 30     -0.218588    -4.107533 *j            0.654          0.053   Δδ1\ Δω1 
 31     -0.554283    +0.930014 *j            0.148          0.512   Δy2 
 32     -0.554283    -0.930014 *j            0.148          0.512   Δy2 
 33     -3.018345                               \               \   ΔEd3 
 34     -3.006447                               \               \   ΔEd1 
 35     -3.462913    +0.020338 *j            0.003          1.000   ΔEd2 
 36     -3.462913    -0.020338 *j            0.003          1.000   ΔEd2 
 37     -0.204027                               \               \   ΔVpss31 
 38     -0.180561                               \               \   ΔVpss33 
 39     -0.092289    +0.087653 *j            0.014          0.725   Δx32 
 40     -0.092289    -0.087653 *j            0.014          0.725   Δx32 
 41     -0.133912                               \               \   Δx31 
 42     -0.102123                               \               \   ΔVpss13 
 43     -0.051550                               \               \   ΔVpss11 
 44     -0.034554                               \               \   Δx42 
 45     -0.016087                               \               \   Δx41 
 46     -0.011626                               \               \   Δx31 
 47     -0.003970                               \               \   Δx43 
 48     0.000000      +0.000000 *j            0.000         -0.000  Δδ4\ Δω4 
 49     0.000000      -0.000000 *j            0.000         -0.000  Δδ4\ Δω4 
 50     -3.333333                               \               \   Δx21 
 51     -3.333333                               \               \   Δx13 
 52     -3.333333                               \               \   Δx22 
 53     -3.333333                               \               \   Δx12 
 54     -3.333333                               \               \   Δx11 










It can be seen from Table 3- 4 that all 55 eigenvalues have non-positive real part. This 
indicates a stable operating condition around the equilibrium point. There are two zero 
eigenvalues  𝜆𝐴𝐶𝐷𝐶48,49 , as there is no infinite busbar in the testing network. These two zero 
eigenvalues are caused by same reasons of AC/DC system without CFC presented in Chapter 
2. One of the zero eigenvalues arises from a redundancy in synchronous generator angle. The 
second zero eigenvalue results from that the generator torque is independent of machine 
speed deviations, and this is because mechanical damping is neglected and governor action is 
not represented. This can also be proved by the fact that the dominant states of the two zero 
eigenvalues are rotor angle and rotor angular velocity of synchronous generator G4. If the 
rotor angle and angular velocity of one synchronous generator are regarded as reference, and 
the governor action of mechanical damping is considered, the two zero eigenvalues will be 
reduced [148-149].  
The conjugate pairs of complex eigenvalues 𝜆𝐴𝐶𝐷𝐶  ,  , 𝜆𝐴𝐶𝐷𝐶 4, 5, 𝜆𝐴𝐶𝐷𝐶 8, 9 to 𝜆𝐴𝐶𝐷𝐶 4, 5 , 
𝜆𝐴𝐶𝐷𝐶 9, 0 , and  𝜆𝐴𝐶𝐷𝐶 5, 6  are related to the dominant state variables of synchronous 
generators according to their participation factors. The damping of these modes is mainly 
affected by synchronous generator settings, associated exciter settings, and corresponding 
PSS parameters. The eigenvalues that significantly affects the dynamic response of the 
system are 𝜆𝐴𝐶𝐷𝐶 9, 0 (with frequency of oscillation of 0.654 Hz, and damping ratio of 0.053). 
According to participation matrix, the state variables of synchronous generator G1 have a 
dominant effect on the conjugate pair of 𝜆𝐴𝐶𝐷𝐶 9, 0. In consequence, these states should be 
considered primarily in attempt to improve network damping characteristic. Compared to 
eigenvalue results of AC/DC system without CFC presented in Table 2- 1, there is no 
significant changes of values of these synchronous generator related conjugate pairs due to 
the incorporation of CFC. This presents that the corporation of CFC has no significant 
impacts on dynamic stability of multi synchronous generators. 
The conjugate pairs of complex eigenvalues 𝜆𝐴𝐶𝐷𝐶5,6, 𝜆𝐴𝐶𝐷𝐶7,8 , and  𝜆𝐴𝐶𝐷𝐶  ,   are related to 
the dominant state variables of DC networks with CFC according to their participation 
factors. The dominant state of  𝜆𝐴𝐶𝐷𝐶7,8 is i12 which is controlled by CFC. The dominant state 
of  𝜆𝐴𝐶𝐷𝐶  ,   is CFC y2 which represents the state variable of CFC integral controller. Based 
on these results, the incorporation of CFC results in the emergence of CFC related 
eigenvalues which means the oscillations of relevant DC network states are expected. 
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It should be noted that the dominant state of 𝜆𝐴𝐶𝐷𝐶 9,40 is VSC2 Δx32 which represents the 
state variable of the integral controller of VSC2. This interesting phenomenon indicates that 
the incorporation of CFC can even cause the emergence of VSC related conjugate pairs. And 
the emergence of new oscillations of relevant VSC states is expected. The dynamic stability 
of VSC is affected by the integration of CFC into DC network. 
  
                        (a) Clustering of eigenvalues                                       (b) Highlighted eigenvalues 
Figure 3- 5  Eigenvalues of the integrated AC/DC system without CFC. 
  
                       (a) Clustering of eigenvalues                                   (b) Highlighted eigenvalues 
Figure 3- 6  Eigenvalues of the integrated AC/DC system with CFC. 
Figure 3- 5 shows a plot of eigenvalues of system without CFC while Figure 3- 6 shows a 
plot of eigenvalues of system with CFC. The dominant states and the associated pairs of 
eigenvalues are highlighted in Figure 3- 5 (b) for the system without CFC and in Figure 3- 6 
(b) for the system with CFC. Compared to system without CFC as shown in Figure 3- 5 (b), it 
can be seen that the system with CFC (as shown in Figure 3- 6 (b)) has 3 additional conjugate 
pairs of eigenvalues, which are dominated by state variables of DC branch currents    ,    , 
and  CFC integral controller auxiliary state  y . Also, the integration of CFC has small 
impacts on the synchronous generator related eigenvalues as there are no significant changes 
in the placements of these eigenvalues. However, the integration of CFC leads to the 
generator 
𝑖   𝑖   CFC 𝑦  
generator VSC2 𝑥  
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changing of VSC controller related eigenvalues from the pure negative real values to the 
conjugate pair of eigenvalues with negative real part, as highlighted by VSC2 x  in Figure 3- 
6 (b). This change indicates VSC controller related system oscillations for the system with 
CFC. The reason of this change can be the potential interactions between CFC and adjacent 
VSC. 
From Figure 3- 6, the critical modes which have major impacts on small signal performance 
of the system are associated with CFC auxiliary statey , VSC2 auxiliary state x , and the 
angle and rotating speed of Synchronous Generator 1. 
3.3.3 Impacts of Control Parameters of CFC 
It has been found from modal analysis presented in 3.3.2 that the integration of CFC can 
affect dynamic stability of the integrated AC/DC system, especially on those VSC state 
variable related modes. In this section the potential effects of the control parameters of CFC 
(different values of the gains of CFC controller including k𝑝𝑐 , k𝑖𝑐 , k𝑝𝑐 , and k𝑖𝑐 ) on small-
signal stability of integrated AC/DC systems are studied. 
The stable/unstable setting ranges of  k𝑝𝑐 ,  k𝑖𝑐 ,  k𝑝𝑐 , and k𝑖𝑐  are obtained by procedures 
shown in Figure 3- 7. As shown in Table 3- 5 to Table 3- 7, the stable/unstable setting ranges 
of k𝑖𝑐 , k𝑝𝑐 , and k𝑖𝑐  derived following these procedures are listed. For the given test system 
described in 3.3.1, the system is stable for 0.001 ≤  k𝑝𝑐 ≤ 1000 by use of the procedures 
shown in Figure 3- 7. 
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Step 1 Select one of the control gain 
from kpc1,kic1,kpc2,kic2,
Step 2 Input stable operating point from 
simulation results
Step 3 Set the domain of definition of 
selected control gain and its step size
Step 6 Scan the values of selected control 
gain from the domain of definition
Step 4 Judge
 If all values of selected gain 
in domain of definition 
are scanned
Step 5 Output 
the stable and unstable operating range 
of selected control gain 
Step 8 Judge
 If all real part of all eigenvalues 
are negative
Step 7 Compute eigenvalues of system 
under current value of control gain
Step 9 Update stable 
operating range with 
current value 
Step 10 Update unstable 








Figure 3- 7  Flowchart to obtain stable/unstable operating range of control gains. 
 
Table 3- 5  Setting ranges of Kic1 on the integrated MTDC/AC system dynamics 
SETTING RANGES OF K𝑖𝑐 ON THE INTEGRATED MTDC/AC SYSTEM DYNAMICS 
Value Stability 
ki  ≤ 2.25 Stable 
ki  ≥ 2.25 unstable, 2 positive eigenvalues are seen 
 
Table 3- 6  Setting ranges of Kpc2 on the integrated MTDC/AC system dynamics 
SETTING RANGES OF K𝑝𝑐  ON THE INTEGRATED MTDC/AC SYSTEM DYNAMICS 
Value Stability 
kp  ≤ 0.231 unstable, 1 positive pair of eigenvalues 
kp  ≥ 0.231 Stable 
 
Table 3- 7  Setting ranges of Kic2 on the integrated MTDC/AC system dynamics 
SETTING RANGES OF K𝑖𝑐  ON THE INTEGRATED MTDC/AC SYSTEM DYNAMICS 
Value Stability 
ki  ≤ 0.73 unstable, 1 positive pair of eigenvalues 
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ki  ≥ 0.73 stable 
 
For the sake of illustration, proportional gain k𝑝𝑐  is selected as an example to investigate 
system dynamic stability when CFC controller gains are changed. Table 3- 8 lists three 
different values of k𝑝𝑐  (k𝑝𝑐 = 0.01,0.1, and 1) and relevant modes. The corresponding 
values of λ31,32 are 0.16 ± j1.07, 0.09 ± j1.08, and -0.55±j0.93. The system is stable only 
when k𝑝𝑐 ≥ 1 (𝜆  ,  = −0.55 ± j0.93). 
Table 3- 8  Impacts of Kpc2 on the integrated MTDC/AC system dynamics 
IMPACT OF K𝑝𝑐  ON THE INTEGRATED MTDC/AC SYSTEM DYNAMICS 
Value λ  ,   Stability 
kp  = 0.01 0.16 ± j1.07 unstable, 1 positive pair of eigenvalues 
kp  = 0.1 0.09 ± j1.08 unstable, 1 positive pair of eigenvalues 
kp  = 1 −0.55 ± j0.93 stable 
The time-domain simulations in Figure 3- 8 are in line with the results shown in Table 3- 8 
when a small change of the reference is applied (   𝑟𝑒𝑓 changes from 0.55 kA to 0.50 kA at 
0.5 s). Stable system dynamics can be achieved only when k𝑝𝑐 = 1. Unstable oscillations are 
observed for k𝑝𝑐 = 0.1and  k𝑝𝑐 = 0.01. It can also be seen that large k𝑝𝑐  decreases the 
oscillation frequency and the settling time. The value of k𝑝𝑐  has significant effects on state 
variables    , and y . These results demonstrate that the control parameters of CFC may cause 
instability of the system if they are not carefully-tuned. 
 




(b) Auxiliary variable y2. 
Figure 3- 8  Dynamics of DC network under different DC CFC control parameters. 
3.3.4 Dynamic Simulation Validation 
The AC/DC test system as shown in Figure 3- 4 has been established in RSCAD to validate 
the results of modal analysis. The power flow data, AC voltages, and impedance values are 
based on 4-generator 2-area benchmark system model in [6] while parameters of the DC 
network and CFC are shown in Appendix A.9. 
Small disturbances 
Figure 3- 9 shows the dynamic behaviour of the system in response to a step reference change 
applied to CFC (   𝑟𝑒𝑓 changes from 0.55 kA to 0.50 kA at 0.15 s). It can be seen from Figure 
3- 9 that the controlled current of DC branch 12 decreases by 0.05 kA and the current of DC 
branch 13 increases by 0.05 kA. The total DC current through VSC1 remains unchanged. The 
voltage of DC capacitor returns to its reference value after the small disturbance. There are no 
significant changes in VSC related variables (DC voltage of VSC2, active power of VSC1 and 
VSC3). Stable dynamic performance can be seen from the simulation results, which is in line 











Figure 3- 9  Dynamics of DC network during small disturbance. 
 
Large disturbances (AC-System Fault) 
A large disturbance is applied to test the stability of the system under large disturbances. A 
10 Ω single-line-to-ground fault is simulated at the PCC of VSC terminal 3 (primary side of 
coupling transformer) at 0.15 s lasting for 7 cycles (116 ms). 
Figure 3- 10 shows system dynamics of MTDC system, including AC voltage of VSC3, 
active power transfer of VSC1 and VSC3 (these two converters are in P-Va  control), 
regulated DC voltage of VSC2 (VSC2 is in V   - Va  control), currents of DC branch 12, 13 
and voltage of DC capacitor. The system recovers to steady-state in a short period of time 
after the fault is cleared. It demonstrates that the system can endure large AC disturbance and 













Figure 3- 10  System dynamic during AC system fault. 
 
Large disturbances (DC-Cable Fault) 
For the testing of large disturbance at DC side, a 25Ω  line-to-ground DC-cable fault is 
simulated at the DC-side of VSC3 at 0.15 s lasting for 7 cycles (116 ms). 
Figure 3- 11 shows the system dynamic response results of DC voltage of VSC2, active 
power of VSC1 and VSC3, controlled DC branch current 𝑖  , 𝑖   and voltage across  CFC 
bridge capacitor 𝑈𝑐𝑓𝑐. When the fault is cleared the system recovers to its former state. The 
values of MTDC system related variables recover to its former level after the fault is clear. 












Figure 3- 11  System dynamic during DC cable fault. 
3.4 Interactions between CFC and VSC  
Based on the interesting phenomenon discovered from modal analysis presented in 3.3.2, 
further research in potential interactions between CFC and VSC in aspects of system dynamic 
stability is implemented in this section. In 3.4.1, the investigation of impacts of control 
parameters of CFC control system on VSC is studied. In 3.4.2, the investigation of impacts of 
control parameters of VSC control system on CFC is studied 
3.4.1 Impacts of Control Parameters of CFC on VSC 
As shown in Figure 3- 12, eigenvalue trajectory study is used to plot the movements of 
critical conjugate pairs so that the impacts of changing control parameters of CFC on VSC 
related modes are presented. In Figure 3- 12, the control gain k𝑝𝑐 varies from 0 (p.u.) to 1000 
(p.u.) while the values of other control gains of CFC remain the same. The purple arrows 
indicate the movement of conjugate pairs resulting from this variation of k𝑝𝑐 . As shown in 
Figure 3- 12 (a). The imaginary parts of CFC related conjugate pairs ( 𝑖   and 𝑖  ) decrease 
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as k𝑝𝑐  increases, which indicate greater damping ratios of CFC related states. As shown in 
Figure 3- 12 (a), two new VSC related conjugate pairs  𝑉𝑑𝑐 and 𝑉𝑑𝑐  (highlighted in blue) 
emerge as k𝑝𝑐  increases. The movements of VSC related pairs ( 𝑉𝑑𝑐 ,  𝑉𝑑𝑐 , and VSC 𝑥  ) as 
shown in Figure 3- 12 (a)-(b) clearly present the impacts of CFC on VSC. The two conjugate 
pairs of  𝑉𝑑𝑐 and 𝑉𝑑𝑐  move towards left half of s-plane which indicates greater damping 
ratios of VSC related states 𝑉𝑑𝑐 and 𝑉𝑑𝑐 . The conjugate pairs of VSC 𝑥   move towards 
right hand side indicating less damping ratios of VSC 𝑥  . As shown in Figure 3- 12 (a)-(b), 
there are no significant movements of generator related poles, which indicates CFC has no 
significant impacts on synchronous generator related states. 
 
          (a) 
 
              (b) 
VSC x   
𝑖   
𝑖   
𝑖   








Figure 3- 12  Eigenvalue trajectories of various CFC control parameter kpc2. 
Based on eigenvalue trajectory studies of CFC control gains, it can be summarised that the 
variation of CFC controller can affect dynamic stability of CFC and VSC related modes. 
These impacts of CFC on VSC can result in different damping characteristic of VSC related 
states, as CFC controller changes. 
As listed in Table 3- 9, three cases of different CFC control parameters are designed based on 
eigenvalue trajectory studies of various CFC control gains, to investigate their effects on the 
VSC controller related modes.  
Case 1: the control system of CFC is disabled as the base case to represent system without 
CFC control system.  
Case 2: the gains of CFC control system are set the same as those in [84] ( 𝑘𝑝𝑐 = 1, 𝑘𝑖𝑐 =
1 ,  𝑘𝑝𝑐 = 1 , 𝑘𝑖𝑐 = 1), to represent normal settings. The oscillations of VSC2 controller 
related modes are seen from Table 3- 9. The AC/DC system is stable for the first two cases.  
Case 3: the gains of CFC control system are changed (  𝑘𝑝𝑐 = 0.01, 𝑘𝑖𝑐 = 1000,  𝑘𝑝𝑐 =
1, 𝑘𝑖𝑐 = 1000), to represent extreme or possible fault condition of CFC control system. One 
conjugate pair of eigenvalues with positive real part is seen, which indicates small-signal 
instability. 
Table 3- 9  Impacts of control parameters of CFC on VSC2 related modes. 
IMPACT OF CONTROL PARAMETERS OF DC CFC ON VSC2 RELATED MODES 
 Related Eigenvalues Stability 
Case 1 −0.13,−0.017(λ 9,4 ) Stable 
Case 2 −0.09 ± j0.09(λ 9,40) Stable 
Case 3 0.02 ± j0.10(λ 8, 9) unstable, 1 positive pair of eigenvalues 
Figure 3- 13 shows time-domain simulation results for the three cases. As shown in Figure 3- 
13, a small perturbation (DC branch current control reference 𝑖  
∗  changes from 0.55 kA to 
0.5 kA) is applied to CFC at 0.15s. For Case 1, no significant change of VSC2 auxiliary state 
variable 𝑥 is observed because the CFC control system is disabled. For Case 2, a small 
increase of 𝑥  at 0.2s can be seen. Then the value of 𝑥  recovers to the pre-disturbance level 
after a period time of oscillations. For Case 3, large unstable oscillations are seen. 
Simulation results are in line with modal analysis results in Table 3- 9, and illustrate that the 
CFC control system can affect dynamic performance of VSC converter controller. This effect 
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can be severe and cause instability to the AC/DC system, for extreme CFC operating 
conditions. 
The possible reason of this interaction between CFC control system and VSC converter 
controller can be the dynamical changing of the interfacing variables that relate CFC 
controlled variable and adjacent VSC controlled variable. For instance, CFC controls DC 
branch current 𝑖  , and VSC converter 2 controls DC voltage of VSC2 𝑉𝑑𝑐 . And the relation 
between these two controlled state variables is given in (3.14). 
 
Figure 3- 13  Effects of CFC control parameters on dynamics of VSC 2. 
3.4.2 Impacts of Control parameters of VSC on CFC 
The effects of the control parameters of VSC on CFC are studied in this section. Eigenvalue 
trajectory study is implemented to investigate potential impacts of different values of the 
control gains of VSC controller (  k𝑝𝑑𝑐 ,k𝑖𝑑𝑐 ,k𝑝𝑖𝑑 , k𝑖𝑖𝑑 ,  k𝑝𝑎𝑐 ,  k𝑖𝑎𝑐 ,  k𝑝𝑖𝑞 and k𝑖𝑖𝑞 ) on system 
dynamic stability of the integrated AC/DC system, especially on CFC state variable related 
critical modes. The stable setting ranges of the control parameters of VSC controller are 
based on approaches presented in [139].  
As eigenvalue trajectories shown in Figure 3- 14, the movements of critical conjugate pairs 
presents the impacts of changing control parameters of VSC on CFC related modes. In Figure 
3- 14, the control gain k𝑖𝑑𝑐varies from 0 (p.u.) to 1000 (p.u.) while the values of other gains 
of VSC remain same. The purple arrows indicate the movement of conjugate pairs resulting 
from this variation of k𝑖𝑑𝑐 . As shown in Figure 3- 14(c), three new generator related 
conjugate pairs (highlighted in green arrow and purple arrow) emerge as k𝑖𝑑𝑐 increases. As 
shown in Figure 3- 14(b)-(d), the imaginary parts of major generator related conjugate pairs 
increase as k𝑖𝑑𝑐 increases. This indicates greater damping ratios of corresponding generator 
related states. The movements of generator related pairs are less than those of CFC related 
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and VSC related pairs as shown in Figure 3- 14(b) and (d). A new VSC 𝑥   related conjugate 
pairs emerge as k𝑖𝑑𝑐 increases as shown in Figure 3- 14(d). The VSC related conjugate pairs 
move towards left half of s-plane as k𝑖𝑑𝑐 increases, which indicates greater damping ratios of 
VSC related states. It should be noted that positive eigenvalues are seen in Figure 3- 14(d). 
This is due to the variation range of k𝑖𝑑𝑐  covers all stable and some points of unstable 
operating range. As shown in Figure 3- 14(b) and (d), the movement of CFC related pairs 
( 𝑖  ,  𝑖  , and CFC 𝑦 ) clearly presents the impacts of VSC on CFC. The two conjugate pairs 
of  𝑖   and  𝑖   move towards right half of s-plane which indicates reduced damping ratios of 
CFC related states 𝑖   and  𝑖  . The conjugate pairs of CFC 𝑦  move towards left hand side 
indicating increased damping ratios of CFC 𝑦 . 
Based on eigenvalue trajectory studies of VSC control gains, it can be summarised that the 
variation of VSC controller can affect dynamic stability of synchronous generator, VSC, and 
CFC related modes. These impacts of VSC on CFC can result in different damping 
characteristic of CFC related states, as VSC controller changes. 
 




                  (b) 
 
                                                 (c)                                                                                  (d) 
Figure 3- 14  Eigenvalue trajectories of various VSC control parameter kidc. 
As listed in Table 3- 10, two cases of different control parameters of VSC converter are 
designed based on eigenvalue trajectories of various VSC control gains, to investigate their 
effect on the CFC related system stability modes.  
Case 4: control parameters (value of the gains of proportional and integral controllers) of 
VSC2 are set to normal operating values ( 𝑘𝑝𝑑𝑐 = 7.52, k𝑝𝑎𝑐 = −10, 𝑘𝑝𝑖𝑑 = 0.3, 𝑘𝑝𝑖𝑞 =
0.3,  𝑘𝑖𝑑𝑐 = 1,  𝑘𝑖𝑎𝑐 = −1,  𝑘𝑖𝑖𝑑 = 1, and 𝑘𝑖𝑖𝑞 = 1) [139]. The system is stable.  
Case 5: controller of VSC 2 is set to abnormal operating values ( 𝑘𝑝𝑑𝑐 = 7.52, 𝑘𝑝𝑎𝑐 =
−10, 𝑘𝑝𝑖𝑑 = 0.3, 𝑘𝑝𝑖𝑞 = 0.3,  𝑘𝑖𝑑𝑐 = 10, 𝑘𝑖𝑎𝑐 = −1000  𝑘𝑖𝑖𝑑 = 1, 𝑎𝑛𝑑 𝑘𝑖𝑖𝑞 = 1 ) which 
represents extreme or possible fault VSC operating condition. One conjugate pair of 
eigenvalues with positive real part can be seen which indicates small signal instability. 
 
generator 
𝑖   
𝑖   
𝑖   𝑖   
VSCx   
generator 
generator 
CFC 𝑦  VSC x   
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Table 3- 10  Impacts of control parameters of VSC2 on CFC related modes 
IMPACT OF CONTROL PARAMETERS OF VSC 2 ON DC CFC RELATED MODES 
 Related Eigenvalues Stability 
Case 4 −0.09 ± j0.09(λ 9,40) stable 
Case 5 0.52 ± j1.65(λ  , 4) unstable, 1 positive pair of eigenvalues 
Figure 3- 15 shows time-domain simulation results for the effects of control parameters of 
VSC2 on dynamic performance of CFC. As shown in Figure 3- 15, a small perturbation (DC 
branch current control reference i12 changes from 0.5 kA to 0.55 kA) is applied to CFC at 
0.3s. For Case 4, i12 quickly increases to 0.55 kA in response to the change of reference. For 
Case 5, large oscillations can be observed which indicates instability of CFC integrated DC 
network. 
Simulation results demonstrate that the VSC controller can affect the dynamic performance 
of CFC. And this effect can be severe and cause instability of the CFC integrated DC network, 
for extreme VSC operating conditions.  
 
Figure 3- 15  Effect of control parameters of VSC converter 2 on DC CFC. 
It should be pointed out here that the coordinated design of CFC control system and control 
system of VSC can be carried out as future work in order to avoid possible negative 
interactions between them.  
3.5 Summary 
In this chapter, DC network with CFC, including CFC and its control system has been 
modelled in dynamic equations. The dynamic model of DC network with CFC has been 
linearized and merged into VSC-based MTDC system without CFC presented in Chapter 2 to 
formulate the state-space representation of multi-model system with CFC for small-signal 
stability analysis. An integrated AC/DC system that consists of multiple synchronous 
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generators with excitation system and PSS, multiple VSC converters, and DC network with 
CFC, has been established. Small-signal model of the test system has been derived based on 
approaches presented in Chapter 2 and the eigenvalues of state-space representation of the 
test system have been calculated. Modal analysis of calculated eigenvalues in comparison 
between the integrated AC/DC system without/with CFC has been implemented to study the 
impacts of incorporation of CFC, and its control parameters on small-signal stability of the 
integrated AC/DC system. 
It can be found from eigenvalue results that all 55 eigenvalues have non-positive real part. 
This indicates a stable operating condition at the considered operating point. There are two 
zero eigenvalues, as there is no infinite busbar in the testing network. One of the eigenvalue 
arises from a redundancy in synchronous generator angle. The second zero eigenvalue results 
from that the generator torque is independent of machine speed deviations, and this is 
because mechanical damping is neglected and governor action is not represented. If the rotor 
angle and angular velocity of one synchronous machine are regarded as references, and the 
governor action of mechanical damping is considered, the two zero eigenvalues will be 
reduced. Compared to eigenvalue results of AC/DC system without CFC, there is no 
significant changes of values of synchronous generator related conjugate pairs caused by the 
incorporation of CFC. This indicates that the corporation of CFC has no significant impacts 
on dynamic stability of multi synchronous generators. 
The conjugate pairs which are related to the dominant state variables of DC networks with 
CFC are seen, according to their participation factors. The dominant states of these conjugate 
pairs are CFC controlled state variables. These results indicate that the incorporation of CFC 
causes the emergence of CFC related eigenvalues, hence the oscillations of relevant DC 
network states are expected. It should be noted that the VSC related conjugate pairs is seen, 
which indicates that the incorporation of CFC can even results in the emergence of VSC 
related eigenvalues. The dynamic stability of VSC is affected by the integration of CFC. An 
approach of determining stable/unstable setting ranges of control parameters of CFC is 
presented and validated by simulation results in RTDS/RSCAD. The simulation results 
demonstrate that the control parameters of CFC may cause instability of the system if they 
are not carefully-tuned. 
Simulations results of established AC/DC system against disturbances are in line with the 
modal analysis results, since stable operating condition around operating point is seen from 
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simulation results in RTDS/RSCAD against both small disturbance of change of reference 
and large disturbances (including AC system faults, and DC cable faults). 
Based on eigenvalue trajectory studies of CFC control gains, it can be summarised that the 
variation of CFC controller can affect dynamic stability of CFC and VSC related modes. 
These impacts of CFC on VSC can result in different damping characteristics of VSC related 
states, as CFC controller changes. This effect can be severe and cause instability to the 
AC/DC system, for extreme CFC operating conditions. And it can also be found that the 
variation of VSC controller can affect dynamic stability of synchronous generators, VSC, and 
CFC related modes, based on eigenvalue trajectory studies of VSC control gains. These 
impacts can result in different damping characteristics of CFC related states, as VSC 
controller changes. And this effect can be negative and cause instability of the CFC 
integrated DC network, for extreme VSC operating conditions. It should be pointed out here 
that the coordinated design of CFC control system and control system of VSCs can be carried 










CHAPTER 4 IMPACTS OF VSC HVDC SYSTEM ON 
DISTANCE PROTECTION 
4.1 Introduction 
This chapter investigates the impacts of the integration of VSC HVDC system on HV feeder 
distance protection. The mathematical representation of the apparent impedance 
measurements of distance relays is presented considering the infeed current from VSC 
HVDC system connected busbar. Relevant analysis of the apparent impedance measurement 
representation and dynamic simulation study is conducted to investigate the impacts of VSC 
HVDC system on distance protection. In 4.2, a typical feeder distance protection of two-
ended overhead transmission lines is reviewed, including basic principles of distance 
protection, zones of protection, distance relay characteristics, and under-reach and overreach 
effect of distance relay application. In 4.3, mathematical representation of the apparent 
impedance measurement of distance relay for zone 2 protection is derived considering infeed 
current from VSC HVDC connected busbar. A RTDS-based hardware in the loop (HIL) 
testing platform is established to perform dynamic simulation studies of test system with 
VSC HVDC. The dynamic simulation results are analysed in comparison between the test 
system without/with VSC HVDC. 
4.2 Distance Protection of Two-Ended Overhead Transmission Lines 
Normal application of distance protection of two-ended overhead transmission lines is 
presented in this section, including basic principles, zones of protection, residual 
compensation, and under-reach and overreach effect. 
4.2.1 Basic Principles of Distance Protection 
Distance protection is a kind of economic and fast-reacted non-unit system of protection. 
Distance relays use measurements of line voltages and line currents from protected area to 
calculate apparent impedance. The impedance of HV and extra high voltage (EHV) 
transmission lines is usually proportional to the line length. In consequence, it is possible to 
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determine if a fault occurs in the protection zone or out of protection zone by comparing the 
calculated impedance to the protected line impedance [93]. 
Distance protection is considered to be simple to apply and fast in operation for faults located 
along most of a protected circuit. It is suitable for application with high-speed auto-reclosing. 
As single-line diagram of distance protection shown in Figure 4- 1, the measured apparent 





                                                  (4. 1) 
𝐼𝑟𝑒𝑙𝑎𝑦 = 𝐼𝑓𝑎𝑢𝑙𝑡                                                               (4. 2) 














Figure 4- 1  Single-line diagram of distance protection. 
Distance relays are designed to operate only when faults occurred are within the protection 
zone, which is the protection range between the relay location and the selected reach point. 
The calculated apparent impedance is compared with the reach point impedance. If the 
calculated apparent impedance is less than the reach point impedance, it is assumed that a 
fault occurs on the line between the relay and the reach point. The distance relay operates and 
sends signals to related circuit breakers and circuit breakers trip. If the calculated apparent 
impedance is greater than the reach point impedance, it is assumed that no fault occurs on the 
line between the relay and the reach point. Once the settings of distance relay are determined 
the protection is relatively unaffected by changes in the power system. 
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The reach point of a distance relay is a certain point along the line impedance locus which 
indicates the boundary of protection. The reach point can be plotted on an R/X diagram since 
it is dependent on the ratio of voltage and current and phase angle between them. 
The major advantages of distance protection are as follows [93]: 
1. High-speed of operation. 
2. Ability to protect independent of communication services. 
And the major disadvantages of distance protection are considered to be as follows [93]: 
1. Need of both CTs and VTs. 
2. Limited resistive fault coverage. 
4.2.2 Zones of Protection 
The reach settings and tripping times for various zones of protection should be carefully 
selected so that correct coordination between multiple distances relays on power system are 
achieved. Basic distance protection consists of instantaneous Zone 1 protection and one or 
more time-delayed zones. The protection zones studied in this thesis are Zone 1 protection 
and Zone 2 protection. 
Conventional electromechanical/ static relays usually use a reach setting of up to 80% of the 
protected line impedance for instantaneous Zone 1 protection. Digital/numerical distance 
relays may use settings of up to 85% to be safe. The 15%-20% safety margin ensures no risk 
of over-reaching effect in Zone 1 protection, due to errors in the current and voltage 
measurement of coupling transformers, inaccuracies in line impedance data and errors of 
relay settings. The relay setting for Zone 1 protection in this study is 75% of the line 
impedance, which is in line with the Grid Code of UK. 
The reach settings of the Zone 2 protection is usually at least 120% of the protected line 
impedance to ensure that full length of line is covered with allowance for the sources of error 
as listed for Zone 1 protection. The relay settings for Zone 2 protection in this study is 150% 
of the line impedance, which is in line with the Grid Code of UK so that the full protection 
range of Zone 1 and Zone 2 protection of a distance relay overlaps the protection range of 
Zone 1 protection of the remote end distance relay located at adjacent transmission line. 
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The tripping of Zone 2 protection should be time-delayed so that the Zone 1 protection of 
remote relay can operates first. Thus complete length of a transmission line is covered with 
fast clearance of faults in the first 80-85% of the line and slower clearance of faults in the 
remaining section of the line. Other protection zones for additional protection proposes are 
not considered in this study. 
4.2.3 Distance Relay Characteristics  
Plain impedance characteristic of distance relay which takes no account of the phase angle 
between the current and voltage applied to it is considered in this study. The calculated 
impedance is a circle with its centre at the origin of the coordinates and radius equal to its 
setting in ohms when plotted on an R/X diagram. The distance relay operates if the calculated 
impedance is less than setting value, that is, for all points within in the circle in R/X diagram. 
This relay characteristic is non-directional.  
As for distance relay located near bus A (the distance between distance relay and bus A can 
be neglected) protecting line AB shown in Figure 4- 2, the plain impedance relay 
characteristic is shown is Figure 4- 3. The segment AB in R/X diagram represents the 
complete line impedance of transmission line AB. The parameters of transmission line AC 
and AB can be considered same as an example. Hence, the segment AC represents the 
complete line impedance of transmission line AC. The green circle in R/X diagram represents 
the impedance locus of fault occurred in protection Zone 1, which is 75% of the complete 
length of line AB. The radius of circle Zone 1 is 75% of segment AB. Similarly, the blue 
circle in R/X diagram represents the impedance locus of fault occurred in protection Zone 2, 
which is 150% of the complete length of line AB. The radius of circle Zone 2 is 150% of 
segment AB. For any fault with impedance locus within the circle of Zone 1 and Zone 2, the 
distance relay operates and sends trip signals to related circuit breakers. For any fault with 
impedance locus without the circle Zone 2, the distance relay restraints. This protection range 





















Zone 1 Zone 2
 
Figure 4- 3  Plain impedance relay characteristic. 
It should also be noted that the plain impedance relay characteristic has disadvantages. It is 
non-directional which means it reacts to faults both in front of and behind the relaying point.  
For unbalanced and line to ground faults, the voltage and current measurements of a 
particular phase should be compensated to ensure correct measured quantities are used. 
Distance relays compare positive sequence apparent impedance from measurements to those 
from line data. But for unbalanced and earth faults, the measurements of line voltage and 
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current are not in positive sequence and should be compensated with residual compensation 
factor. Considering phase A to ground fault as an example to study, the voltage drop to the 
fault and current in the fault loop can be expressed as follows: 
𝑉𝑎 = 𝐼 𝑍𝐿 + 𝐼 𝑍𝐿 + 𝐼0𝑍𝐿0                                                 (4. 5) 
𝐼𝑎 = 𝐼 + 𝐼 + 𝐼0                                                                    (4. 6) 
where  
𝑉𝑎 and 𝐼𝑎 : voltage and current of phase a measured by distance relay 
𝐼 , 𝐼 , and 𝐼0 : positive, negative and zero sequence current through transmission line 
𝑍𝐿 , 𝑍𝐿 , and 𝑍𝐿0: positive, negative and zero sequence impedance from fault point 
The line positive and negative sequence impedances are assumed equal (𝑍𝐿 =𝑍𝐿 ). And the 
zero sequence current can be expressed as follows: 
𝐼𝑎 + 𝐼𝑏 + 𝐼𝑐 = 3𝐼0                                                     (4. 7) 
where  
𝐼𝑏 and 𝐼𝑐 : phase current of phase b and c  at relaying point 
(4.5) can be simplified by substituting (4.6) and (4.7) as follows: 
𝑉𝑎 = 𝑍𝐿 (𝐼𝑎 + 𝐼0
𝑍𝐿0−𝑍𝐿1
𝑍𝐿1
)                                                (4. 8) 




                                                                    (4. 9) 
(4.8) can be simplified as follows by substituting (4.9): 




                                                                 (4. 11) 
In this case, the relationship between 𝐼𝑎 and 𝐼0 can be expressed as follows: 
𝐼𝑎 = 3𝐼0                                                                         (4. 12) 
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                                                              (4. 13) 
In this way, the correct positive sequence apparent impedance from fault location can be 
calculated by use of phase voltage and current measurement compensated with residual 
compensated factor. 
4.2.4 Under-reach and Over-reach Effect of Distance Relay Application 
A number of various problems might be encountered in application of distance relays. The 
major problems that are likely to happen are under-reach and over-reach effect. These 
unwanted effects of distance relays should be made aware of to avoid consequent mal-
operations. 
The under-reach is defined as that the measured apparent impedance by distance relay is 




× 100%                                                         (4. 14) 
where 
𝑍𝑅 : intended relay reach (relay reach setting) 
𝑍𝑀 : measured reach 
The main cause of under-reach is the fault current infeed at remote busbars which is shown in 
Figure 4- 4. For fault occurred at point C, the measured apparent impedance is not 𝑍𝑎 + 𝑍𝑐 
due to the infeed current 𝐼𝑏. The measured apparent impedance is calculated by distance relay 
as follows: 
𝑍𝑀 = 𝑍𝑎 + 𝑍𝑐
𝐼𝑎+𝐼𝑏
𝐼𝑎
                                                   (4. 15) 
where 
𝑍𝑎 and 𝑍𝑐 : line impedance of line AB and line BC 
𝐼𝑎 and 𝐼𝑏 : line current of line AB and line BD 
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Figure 4- 4  Under-reach due to fault current infeed at remote busbars. 
Another problem that is likely to happen is over-reach effect. The over-reach is defined as 
that the measured apparent impedance by distance relay is less than the real impedance to the 
fault. And the percentage over-reach is defined as follows: 
𝑍𝑀−𝑍𝑅
𝑍𝑅
× 100%                                                             (4. 17) 
4.3 Impacts of VSC HVDC System on Distance Protection 
The mathematical analysis of the impacts of VSC HVDC system on the apparent impedances 
measured by feeder distance protection relays is presented in this section. 
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Figure 4- 5 shows the simplified single line diagram of a faulted network for the analysis of 
impacts of VSC HVDC system. Two AC systems (represented by ideal voltage source with 
internal impedance) are connected via double-circuit transmission lines TL1 and TL2. The 
line parameters for the double circuits of same transmission line are same. A VSC converter 
is connected near B2 (the distance between VSC converter and B2 can be neglected) to 
provide voltage support and active power transmission. Two distance relays (Distance relay 1 
and Distance relay 2) are located at the both ends of one single-circuit of TL1. These distance 
relays collect voltage and current measurements from voltage transformer (VT) and current 
transformer (CT) and send trip signals to circuit breakers (CB1 and CB2). An external single-
phase-to-ground (SLG) fault or three-phase fault on TL2 occurs at p% of the full length of 

























Figure 4- 5  Simplified SLD of a faulted network for the analysis of impacts of VSC system. 
The distance protection used on TL1 applies the normal protection scheme that is presented 
in 4.2. Two distance relays, Distance relay 1 and Distance relay 2 are set to use Zone 1 and 
Zone 2 protection. The relay settings for Zone 1 protection is 75% of the line impedance. The 
relay settings for Zone 2 protection is 150% of the line impedance so that the full protection 
range of Zone 1 and Zone 2 protection of a distance relay covers the full length of 
transmission line. Plain impedance characteristic of distance relay is considered in this study. 
The VSC converter connected at B2 is modelled as that presented in Chapter 2. The control 
mode of VSC control system can be set to DC voltage regulation or active power transfer 
control for d axis, and AC voltage regulation or reactive power control for q axis. 
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Considering the fact that VSC HVDC is normally connected to busbars, the impacts of VSC 
HVDC system are mainly on Zone 2 protection. This is because the current infeed from VSC 
HVDC is without the protection range of Zone 1 protection but it is within the protection 
range of Zone 2 protection. Hence the distance protection against internal fault of TL1 is not 
affected by the incorporation of VSC, but the external fault located at TL2 is affected by the 
incorporation of VSC HVDC.  
The apparent impedance of VSC-connected transmission line measured by distance relay is 
derived for SLG faults and three-phase faults to investigate the impacts of VSC HVDC 
system on distance protection. 
For SLG faults, the voltages seen by VT at B1 can be expressed as follows: 
𝑉𝐿𝑥 = 𝑍𝐿𝑥𝐼𝑠𝑥 + 𝑝𝑍𝐿𝑥
′ 𝐼𝑠𝑥
′ + 𝐼𝑓𝑥𝑅𝑓                                     (4. 18) 
for 𝑥 = 1,2, 𝑜𝑟 0 as a suffix denote of the sequence components, where 
𝑉𝐿𝑥 : sequence voltages seen by VT at B1 
𝐼𝑠𝑥 : sequence currents seen by CT at B1 
𝐼′𝑠𝑥 : sequence phase current through faulted single-circuit of TL2 from B2 to B3 
𝐼𝑓𝑥 : sequence current through fault resistance 
𝑅𝑓 : fault resistance 
𝑍𝐿𝑥and 𝑍𝐿𝑥
′  : sequence components of the line impedance of TL1 and TL2. 
𝑝 : fault location from B2 to B3 in per unit of the total line length 
 
The line positive and negative sequence impedances are assumed equal. 
𝑍𝐿 = 𝑍𝐿 , 𝑍𝐿 
′ = 𝑍𝐿 
′                                                   (4. 19) 
By adding all three sequence components of left-hand side of (4.18) and substitute (4.19) into 
(4.18), the voltages seen by VT can be expressed after simplification as follows: 
𝑉𝐿 = 𝑍𝐿 (𝐼𝑠 + 𝑘𝐼𝑠0) + 𝑝𝑍𝐿𝑥
′ (𝐼𝑠
′ + 𝑘′𝐼𝑠0




𝑉𝐿and 𝐼𝑠 : phase voltage and current of faulted phase through TL1 
𝐼𝑠
′ : phase current of faulted phase through faulted single-circuit of TL2 from B2 to B3 
𝐼𝑓 : fault current through fault resistance 
𝑘 : zero sequence current compensation factors of TL1 
𝑘′ : zero sequence current compensation factors of TL2 
𝑘 =
𝑍𝐿0 − 𝑍𝐿 
𝑍𝐿 
                                                         (4. 21) 
 𝑘′ =
𝑍𝐿0
′ − 𝑍𝐿 
′
𝑍𝐿 
′                                                         (4. 22) 
For transient response study of double-circuit transmission line, the fault currents through the 
double circuits of TL1 can be assumed to be equal due to the line parameters of double 
circuits are same. Hence, by use of KCL law to B2, the relationship of inflow currents and 
outflow currents can be expressed as follows: 
2𝐼𝑠 + 𝐼𝑉𝑆𝐶 = 𝐼𝑆
′ + 𝐼𝑆
′′                                             (4. 23) 
where 
𝐼𝑉𝑆𝐶  : phase current infeed from VSC HVDC 
𝐼𝑆
′′ : phase current of faulted phase through unfaulted single-circuit of TL2 from B2 to B3 
 
By substitute (4.23) into (4.20), the voltages seen by VT can be expressed as follows: 
𝑉𝐿 = 𝑍𝐿 (𝐼𝑠 + 𝑘𝐼𝑠0) + 𝑝𝑍𝐿𝑥
′ [2𝐼𝑠 + 𝐼𝑉𝑆𝐶 − 𝐼𝑆
′′ + 𝑘′(2𝐼𝑠0 + 𝐼𝑉𝑆𝐶0 − 𝐼𝑆0
′′ )] + 𝐼𝑓𝑅𝑓   (4. 24) 
By use of delta connection at one side of the coupling transformer of VSC converter, the 
zero-sequence current injection can be eliminated [155]. Hence the zero-sequence current of 
VSC is eliminated. 
𝐼𝑉𝑆𝐶0 = 0                                                             (4. 25) 
By substitute (4.25) into (4.24), the voltages seen by VT can be expressed as follows: 
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𝑉𝐿 = 𝑍𝐿 (𝐼𝑠 + 𝑘𝐼𝑠0) + 𝑝𝑍𝐿𝑥
′ [2𝐼𝑠 + 𝐼𝑉𝑆𝐶 − 𝐼𝑆
′′ + 𝑘′(2𝐼𝑠0 − 𝐼𝑆0
′′ )] + 𝐼𝑓𝑅𝑓            (4. 26) 
By use of phase voltage measurements at B1 ( 𝑉𝐿 ) and phase current measurement 
compensated by zero sequence current (𝐼𝐿), the apparent impedance seen by the Distance 




= 𝑍𝐿 + 𝑝𝑍𝐿 
′
2𝐼𝑠 + 𝐼𝑉𝑆𝐶 − 𝐼𝑆







= 𝑍𝐿 + 𝑝𝑍𝐿 
′
2𝐼𝑠 − 𝐼𝑆










𝑅𝑓  (4. 27) 
𝐼𝐿 = 𝐼𝑠 + 𝑘𝐼𝑠0                                                       (4. 28) 
where  
𝑍𝑟𝑒𝑙𝑎𝑦  : apparent impedance measured Distance relay 1 
𝐼𝐿 : compensated phase current of faulted phase measure by Distance relay 1  
 
For three-phase faults, the phase current seen by distance relay is as follows: 
𝐼𝐿 = 𝐼𝑠 + 𝑘𝐼𝑠0 = 𝐼𝑠                                                  (4. 29) 
𝐼𝑠 = 𝐼𝑠0 = 0                                                             (4. 30) 
𝐼𝑠 
′ = 𝐼𝑠0
′ = 0                                                             (4. 31) 




= 𝑍𝐿 + 𝑝𝑍𝐿 
′

















𝑅𝑓                      (4. 32) 
By carefully looking into (4.27) and (4.32), the VSC’s impacts on the apparent impedance 
measured by Distance relay 1 in case of external fault can be summarised as: 









) of (4.27) 
and (4.32) represent the actual line impedance of TL1 and proportional line impedance of 
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TL2 to the fault location. The fourth term (
𝐼𝑓
𝐼𝐿
𝑅𝑓) represents the contribution of fault 
resistance. These terms (the first, second and fourth) are not affected by the integration of 
VSC HVDC. 
 
2. The third terms (𝑝𝑍𝐿 
′ 𝐼𝑉𝑆𝐶
𝐼𝐿
) of (4.27) and (4.32) indicates that the VSC HVDC’s impacts 
on the apparent impedance measured by Distance relay 1 against external fault lead to 
greater apparent impedance measurement. The under-reach effect is introduced as the 
impacts of VSC HVDC. Since during external fault, the VSC is injecting reactive power 
and current to support bus voltage, the apparent impedance is greater than test system 
with no VSC HVDC. For steady state, while VSC HVDC is absorbing reactive power 
and current from bus bar, the third term could be negative. This negative value indicates 
less apparent impedance of connected TL1, which results in overreach effect as the 
impacts of VSC HVDC. This error in apparent impedance measurements caused by VSC 
HVDC is proportional to the current ratio of VSC HVDC and relay, and fault location. 
4.4 Dynamic Simulation Study 
4.4.1 Establishment of RTDS-based Hardware-in-Loop Testing Platform 
A RTDS-based HIL testing platform for protective relay studies proposed in [168] is 
established as shown in Figure 4- 6. Digital signals are generated from RTDS, and converted 
into analogue signals via Giga-Transceiver Analogue Output (GTAO) card. The output 
analogue signals are amplified by power amplifier for practical distance protective relays. 
The trip signals are sent back from the protective relays to RTDS via the front panel to 
control the operations of circuit breakers. Identical network topology described in 4.3 is used 
for external fault test. The transmission line parameters and equivalent voltage source 
parameters are listed in Appendix B.1 and B.2. 
As listed in Appendix B.2, the voltage level of equivalent voltage source is set based on 
transmission data from the Electricity Ten Year Statement (ETYS) published annually by 
National Grid UK. The internal impedance parameters at each end of transmission lines are 
set based on fault level data from the ETYS. As listed in Appendix B.1, the transmission line 
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Figure 4- 6  RTDS-base HIL testing platform for VSC HVDC studies. 
4.4.2 Test System with VSC HVDC and Protection Relay Settings 
The schematic diagram of the trial network is illustrated in Figure 4- 6. There is one GE 
MiCOM P40 Agile P443 distance relay located at each end of two-ended transmission lines 
from B1 to B2, measuring the local current and voltage signals. In this thesis, 
communications between relays are not considered.  
Figure 4- 6 shows the arrangements of VT, CT and CB for one of the aforementioned series 
compensated lines between B1 and B2. Distance protection using GE MiCOM P40 Agile 
P443 distance protection relays is used. Two VTs and two CTs at both ends of the 
transmission line provide voltage and current measurements. The transmission line 
parameters and equivalent voltage source parameters are listed in Appendix B.1 and B.2. 
The following considerations are taken into account for the settings of the 2-ended distance 
protections: 
1. Zone 1 is set to 75% of the complete circuit positive sequence impedance. The tripping 
delay is set to 0ms. 
2. Zone 2 is set to reach 150% of the complete circuit positive sequence impedance. The 
tripping delay is set to 500ms. 
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4.4.3 Dynamic Simulation Result of Test System without/with VSC HVDC 
External faults occur at one single-circuit of TL2 from B2 to B3 under such fault conditions: 
1. 600ms fault occurred at 105% and 135% of the equivalent whole length of TL1. 
2. Fault resistance is 0.01Ω, and 1 Ω. 
3. SLG, and three-phase to ground faults are considered.  
Table 4- 1 shows the simulation results of external fault. The tripped zone is noted as “I”, “II”, 
or “X” for Zone 1, Zone 2 or no relay operation is seen, respectively. Fault type is noted as 
“RYB-G”, or “R-G” for three-phase to ground, or SLG faults, respectively. 










Distance relay 1 
  No  
VSC 
  VSC 

























6 135% 0.01Ω R-G 600ms × × 
7 135% 1Ω RYB-G 600ms × × 
8 135% 1Ω R-G 600ms × × 
 
Figure 4- 7 shows digital signals from RSCAD for a typical external fault Case 1 of Table 4- 
1 with no VSC HVDC integration, and Figure 4- 7 shows the trajectory of impedance 
measurements by distance relay during fault. Figure 4- 8 shows digital signals from RSCAD 
for a typical external fault Case 1 of Table 4- 1 with VSC HVDC, and Figure 4- 8 shows the 
corresponding trajectory of impedance measurements by distance relay. 
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As shown in Figure 4- 8, VT and CT send voltage and current measurements (noted as 
VA/VB/VC and IA/IB/IC) to distance relay. By use of the received measurements and 
impedance calculation algorithm presented in 4.3, the apparent impedance is calculated 
(noted as ZIM vs ZRE in Figure 4- 8). The trip signals (noted as TripA/TripB/TripC in Figure 
4- 8) are sent to corresponding CBs, by judgement if calculated apparent impedance is within 
protection zones. The CBs are turn off or turn on (noted as CBA/CBB/CBC in Figure 4- 8), 
controlled by received trip signals. 
By comparison of the apparent impedances measured by distance relay, the apparent 
impedance with VSC is greater than impedance with no VSC HVDC integration. The under-
reach effect of distance relay is seen due to the incorporation of VSC HVDC. 
 





Figure 4- 8  Digital signals from RSCAD for test system with VSC HVDC in Case 1. 
Figure 4- 9 shows digital signals from RSCAD for a SLG external fault Case 2 of Table 4- 1 
with VSC HVDC. 
As voltage and current measurement of VT and CT (noted as VA/VB/VC and IA/IB/IC) 
shown in Figure 4- 9, SLG fault occurred. The three-phase trip signals (noted as 
TripA/TripB/TripC) are sent to corresponding CBs. This is due to the fact that distance relay 
settings require relays trip all three phases for Zone 2 protection. 
 
Figure 4- 9  Digital signals from RSCAD for test system with VSC HVDC in Case 2. 
Figure 4- 10 shows digital signals from RSCAD for a 1 Ω external fault Case 3 of Table 4- 1 
with VSC HVDC integration, and Figure 4- 10 shows the trajectory of impedance 
measurement by distance relay. By comparison of the apparent impedances measured by 
distance relay, the apparent impedance against 1 Ω fault is greater than impedance against 
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0.01 Ω. These results are in line with the conclusion in 4.3 that the error of measured 
impedance is positively related to fault resistance. 
 
Figure 4- 10  Digital signals from RSCAD for a 1 Ω external fault Case 3. 
Figure 4- 11 shows digital signals from RSCAD for a 135% external fault Case 7 of Table 4- 
1 with VSC HVDC integration, and Figure 4- 11 shows the trajectory of impedance 
measurement by distance relay. It can be seen from Figure 4- 11 that the distance relay is not 
tripped if the fault distance is too far. By comparison of the apparent impedances measured 
by distance relay, the apparent impedance against 135% fault is greater than impedance 
against 105% fault. These results are in line with the conclusion in 4.3 that the error of 




Figure 4- 11  Digital signals from RSCAD for a 135% external fault Case 7. 
4.5 Summary 
In this chapter typical feeder distance protection of two-ended overhead transmission lines 
has been reviewed, including basic principles of distance protection, zones of protection, 
distance relay characteristics, and under-reach and over reach effect of distance relay 
application. Mathematical representation of the apparent impedance measurements of 
distance relay for Zone 2 protection has been derived considering infeed current from VSC 
HVDC connected busbar. For derived mathematical representation of apparent impedance 
measurement of distance relay for Zone 2 protection against external faults, some part (the 
first, second and fourth terms) is not affected by the integration of VSC HVDC while the 
other part (the third term) indicates that the VSC HVDC’s impacts on apparent impedance 
measured by distance relay against external fault lead to a greater apparent impedance 
measurement. The under-reach effect is introduced as the impacts of VSC HVDC. Since 
during external fault, the VSC is injecting reactive power and current to support bus voltage, 
the apparent impedance is greater than test system with no VSC HVDC. For steady state, 
while VSC is absorbing reactive power and current from bus bar, the third term could be 
negative. This negative value indicates less apparent impedance of connected TL1, which 
results in overreach effect as impact of VSC HVDC. This error in apparent impedance 
measurements caused by VSC HVDC is proportional to the current ratio of VSC HVDC and 
relay, and fault location. 
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As shown in dynamic simulation results in RTDS/RSCAD, the apparent impedance with 
VSC HVDC is greater than impedance with no VSC HVDC integration, by comparison of 
the apparent impedances measured by distance relay. The under-reach effect of distance relay 
is seen due to the incorporation of VSC HVDC. The dynamic simulation results are in line 
with mathematical analysis presented in 4.3, considering the results that the error of measured 


















CHAPTER 5 IMPACTS OF VSC FACTS ON 
DISTANCE PROTECTION 
5.1 Introduction 
This chapter presents the mathematical representation of the apparent impedance 
measurements of distance relay considering the infeed current from shunt VSC FACTS (in 
particular, STATCOM as a typical example) connected busbar. Relevant analysis of the 
apparent impedance measurement representation and dynamic simulation study is 
implemented to investigate the impacts of VSC FACTS on distance protection. In 5.2, 
dynamic representation of STATCOM is modelled considering its configuration and control 
system. In 5.3, mathematical representations of the apparent impedance measurements of 
neighbouring and remote distance relays against internal and external faults are derived 
considering infeed current from STATCOM connected at different busbars. A RTDS-based 
HIL testing platform is established to perform dynamic simulation studies of test system with 
STATCOM. The dynamic simulation results are analysed in comparison between test system 
without/with STATCOM at different locations against internal and external faults. 
5.2 Modelling of STATCOM 
The modelling of detailed delta-connected MMC based STATCOM is presented in this 
section, comprising of configuration, and control system.  
5.2.1 Configuration of STATCOM 
A static synchronous compensator (STATCOM), or static synchronous condenser 
(STATCON), is a VSC-based power electronics regulating system integrated to AC power 
transmission system. It is used to regulate AC voltage or provide reactive AC power to the 
connected power network. It is a commonly used shunt device of FACTS family and a typical 
example of shunt VSC FACTS to study in this thesis. 
As the same with VSC HVDC, there a number of various topologies of STATCOM in 
different voltage levels, since the converter of STATCOM is VSC based. These topologies 
vary in different voltage levels, depending on different application scenarios: two-level 
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converter, three-level converter, or multilevel modular converter. As for the connection 
topologies for converter legs, unlike VSC HVDC, there are two connections for converter 
legs for STATCOM, star-connection and delta-connection. Figure 5- 1 shows the topology of 
a star-connected STATCOM which shares the same VSC converter topology of VSC-HVDC 
system as reviewed in 2.2, only except that the DC side of STATCOM is a DC storage 






Figure 5- 1  Topology of a star-connected STATCOM. 
The three-phase circuit configuration of the delta-connection MMC-based STATCOM is 
shown in Figure 5- 2. As shown in Figure 5- 2, the detailed model of delta-connected 
STATCOM consists of three MMC-based legs. There are 26 full-bridge submodules and two 
identical series phase reactors in each leg. Full-bridge IGBT-based valve is applied for all 
submodules. All the full-bridge submodules are identical, and all the switches and diodes 





Figure 5- 2  Three-phase circuit configuration of the MMC-based STATCOM. 
The purposes of using delta-connection of STATCOM are as follows [59,115,119-120]: 
118 
 
1. By use of delta topology, the zero sequence fundamental current is circulated through the 
arm converters to keep active power of each phase is zero, when it is connected to 
unbalanced circuit. 
2. The rated current of switching devices is lower compared to star-connection. 
5.2.2 Control System of STATCOM 
The single-line diagram of the STATCOM and its control system is shown in Figure 5- 3. dq 
decoupling control is used. AC side voltage at common coupling point or the reactive power 
compensated by STATCOM is controlled. The active power and reactive power exchange 








𝑉𝑡,𝑎𝑏𝑐                                             (5. 2) 
where 
V ,ab  and Vt,ab  : magnitudes of converter output voltage of STATCOM and the connected 
AC network voltage at PCC, respectively 
X  : equivalent reactance between STATCOM and the connected AC network 
δ : angle difference between the converter output voltage of STATCOM and the connected 
AC network voltage at PCC 
During normal steady state operation with the active power losses of converter ignored, the 
generated voltage of STATCOM is in phase with voltage at PCC of connected power system. 
This means there is no active power flow between STATCOM and connected power system. 
Only reactive power is transferred. When 𝑄  is positive, the STATCOM supplies reactive 
power to the external ac network. When 𝑄  is negative, the STATCOM absorbs reactive 
power from the external ac network. The amount of reactive power transfer during steady 




𝑉𝑡,𝑎𝑏𝑐                                                      (5. 3) 
119 
 
Hence the direction of reactive power flow can be determined by comparing the magnitudes 
of converter output voltage of STATCOM (𝑉𝑐,𝑎𝑏𝑐 ) and external AC network voltage at 
common coupling point (𝑉𝑡,𝑎𝑏𝑐). If 𝑉𝑐,𝑎𝑏𝑐  is greater than 𝑉𝑡,𝑎𝑏𝑐 , reactive power is flowing 
from STATCOM to the power system. If 𝑉𝑐,𝑎𝑏𝑐 is less than 𝑉𝑡,𝑎𝑏𝑐, reactive power is flowing 
from the power system to STATCOM. In this way, the reactive power control or AC voltage 




















Figure 5- 3  Single-line diagram of the STATCOM and its control system. 
As the single-line diagram of the control system of STATCOM shown in Figure 5- 3, the 
line-to-line voltages 𝑣𝑡,𝑎𝑏𝑐  and currents 𝑖𝑡,𝑎𝑏𝑐  at PCC (the primary side of the coupling 
transformer of VSC) in abc phase are acquired. The line-to-line voltages at PCC 𝑣𝑡,𝑎𝑏𝑐 are 
inputted into PLL block to compute its frequency f and phase angle θ. Then the computed 
phase angle θ, along with line-to-line voltages 𝑣𝑡,𝑎𝑏𝑐 and currents 𝑖𝑡,𝑎𝑏𝑐 at PCC are input into 
two abc-to-dq0 transformation blocks (which are the same as those of VSC converter 
presented in 2.2) to compute line-to-line voltages 𝑣𝑡,𝑑𝑞 and currents 𝑖𝑡,𝑑𝑞 in dq0 frame. The 
computed line-to-line voltages 𝑣𝑡,𝑑𝑞 and currents 𝑖𝑡,𝑑𝑞 in dq0 frame, along with reference of 
AC voltage at the AC terminal of VSC 𝑉𝑎𝑐 
∗  or reference of reactive power transfer 𝑄∗ (these 
two references are set by user) are inputted into the STATCOM control system (which 
includes converter outer control loop and converter inner control loop). Through STATCOM 
control system block, the output signal is the computed reference of AC voltage at the AC 
terminal of STATCOM 𝑣𝑐𝑟𝑒𝑓,𝑑𝑞in dq frame. Then the computed reference of AC voltage at 
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the AC terminal of STATCOM 𝑣𝑐𝑟𝑒𝑓,𝑑𝑞 is inputted dq0-to-abc transformation block. Through 
dq0-to-abc transformation block, the output signal is the computed reference of AC voltage at 
the AC terminal of STATCOM  𝑣𝑐𝑟𝑒𝑓,𝑎𝑏𝑐  in abc phase. The computed reference of AC 
voltage at the AC terminal of STATCOM 𝑣𝑐𝑟𝑒𝑓,𝑎𝑏𝑐 is inputted into gate pulse generator block 
to compute and generate corresponding gate pulses to control valves of submodules. The 
output of gate pulse generator block is gate pulse signals which are inputted into STATCOM 
converter to control every valve of submodules to either turn on or turn off. 
By use of the state variables in dq frame, the dynamic equations of the STATCOM connected 
to AC system by series reactor at PCC can be represented as follows: 
𝑣𝑐𝑑 − 𝑣𝑡𝑑 = −𝐿𝑐
𝑑𝑖𝑡𝑑
𝑑𝑡
+ 𝐿𝑐𝜔𝑖𝑡𝑞                                     (5. 4) 
𝑣𝑐𝑞 − 𝑣𝑡𝑞 = −𝐿𝑐
𝑑𝑖𝑡𝑞
𝑑𝑡
− 𝐿𝑐𝜔𝑖𝑡𝑑                                     (5. 5) 
where 
𝜔 : angular velocity derived of AC voltage at PCC 
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The architecture of the STATCOM control system block of the whole control system of 
STATCOM is shown in Figure 5- 4. The STATCOM can operate in either AC voltage 
regulation mode or reactive power control mode. The STATCOM control system block 
consists of converter outer control loop and converter inner control loop. Reference of AC 
voltage at the AC terminal of converter 𝑉𝑎𝑐 
∗ , reference of reactive power transfer 𝑄∗, 𝑉𝑎𝑐 , and 
𝑣𝑡𝑑 are inputted into converter outer control loop. The zero active power regulation block is 
used to compute reference of line-to-line current at PCC in d-axis 𝑖𝑡𝑑
∗ . The details of zero 
active power block is not included since this block is not a necessity and could be replaced by 
other control block, such as voltage balance control block. This is due to 𝑖𝑡𝑑
∗  is usually set to 
zero for normal STATCOM operation. For AC voltage regulation block, the difference of 
 𝑉𝑎𝑐 
∗  and 𝑉𝑎𝑐  is inputted into a PI control loop to compute the output signal. For reactive 
power control block, the division of  𝑄∗divided by 𝑣𝑡𝑑 formulates the output. A selector is 
controlled by user to assign the control system of STATCOM to operate either in AC voltage 
regulation or reactive power control mode in q frame. The output of selector is then inputted 
to limitation block to compute the final output signals of converter outer control loop 𝑖𝑡𝑞
∗ , 
which is the reference of line-to-line current at PCC in q frame. 
When converter outer control loop operates in AC voltage regulation mode in q frame, the 
current reference in 𝑖𝑡𝑞
∗  can be obtained from the converter outer control loop by: 
𝑖𝑡𝑞
∗ = 𝑘𝑝𝑎𝑐(𝑉𝑎𝑐
∗ − 𝑉𝑎𝑐) + 𝑘𝑖𝑎𝑐 ∫(𝑉𝑎𝑐
∗ − 𝑉𝑎𝑐)𝑑𝑡 
                  = 𝑘𝑝𝑑𝑐(𝑉𝑎𝑐
∗ − 𝑉𝑎𝑐) + 𝑘𝑖𝑎𝑐𝑥                                                            (5. 6) 
where 
𝑘𝑝𝑎𝑐 : proportional gain of the PI control loop of converter outer control loop in q frame 
𝑘𝑖𝑎𝑐 : integral gain of PI control loop of converter outer control loop in q frame 
𝑥  : auxiliary state variable to represent the integral terms of the PI control loop of converter 
outer control loop in q frame 
And the AC voltage at point of common coupling 𝑉𝑎𝑐  can be represented as: 
𝑉𝑎𝑐 = √𝑣𝑡𝑑 + 𝑣𝑡𝑞                                                    (5. 7) 
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When converter outer control loop operates in reactive power control mode in q frame, the 
current reference in 𝑖𝑡𝑞





                                                                      (5. 8) 
The reference of line-to-line current at PCC in dq frame 𝑖𝑡𝑑
∗  and 𝑖𝑡𝑞
∗ , along with acquired 
value of line-to-line current at PCC in dq frame 𝑖𝑡𝑑 and 𝑖𝑡𝑞, are inputted into converter inner 
control loop. The difference of 𝑖𝑡𝑑
∗  and 𝑖𝑡𝑑, is inputted into PI controller loop and then added 
by 𝑣𝑡𝑑 subtracted by 𝜔𝐿𝑖𝑡𝑞 to compute output signal of 𝑣𝑐𝑟𝑒𝑓𝑑. The difference of 𝑖𝑡𝑞
∗  and 𝑖𝑡𝑞, 
is inputted into PI controller loop and then added by 𝑣𝑡𝑑 and 𝜔𝐿𝑖𝑡𝑑 to compute output signal 
of 𝑣𝑐𝑟𝑒𝑓𝑞.  
The reference of voltage at the AC terminal of STATCOM 𝑣𝑐𝑟𝑒𝑓,𝑑𝑞 can be obtained from the 
converter inner control loop as: 
𝑣𝑐𝑟𝑒𝑓𝑑 = 𝑘𝑝𝑣𝑑(𝑖𝑡𝑑
∗ − 𝑖𝑡𝑑) + 𝑘𝑖𝑣𝑑 ∫(𝑖𝑡𝑑
∗ − 𝑖𝑡𝑑)𝑑𝑡 − 𝜔𝐿𝐶𝑖𝑡𝑞 + 𝑣𝑡𝑑  
        = 𝑘𝑝𝑣𝑑(𝑖𝑡𝑑
∗ − 𝑖𝑡𝑑) + 𝑘𝑖𝑣𝑑𝑥 − 𝜔𝐿𝐶𝑖𝑡𝑞 + 𝑣𝑡𝑑                                          (5. 9) 
𝑣𝑐𝑟𝑒𝑓𝑞 = 𝑘𝑝𝑣𝑞(𝑖𝑡𝑞
∗ − 𝑖𝑡𝑞) + 𝑘𝑖𝑣𝑞 ∫(𝑖𝑡𝑞
∗ − 𝑖𝑡𝑞)𝑑𝑡 + 𝜔𝐿𝐶𝑖𝑡𝑑 + 𝑣𝑡𝑞 
         = 𝑘𝑝𝑣𝑞(𝑖𝑡𝑞
∗ − 𝑖𝑡𝑞) + 𝑘𝑖𝑣𝑞𝑥4 + 𝜔𝐿𝐶𝑖𝑡𝑑 + 𝑣𝑡𝑞                                         (5. 10) 
where 
𝑘𝑝𝑣𝑑 , and 𝑘𝑖𝑣𝑑  : proportional and integral gain of the PI control loop of converter inner 
control loop in d frame 
𝑘𝑝𝑣𝑞 , and 𝑘𝑖𝑣𝑞  : proportional and integral gain of the PI control loop of converter inner 
control loop in q frame 
𝑥  : auxiliary state variable to represent the integral terms of the PI control loop of converter 
inner control loop in d frame 
𝑥4 : auxiliary state variable to represent the integral terms of the PI control loop of converter 
inner control loop in q frame  
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The dynamics of modulation of submodules and gate pulse generator are not considered in 
this study. 
5.3 Impacts of STATCOM on Distance Protection 
The mathematical analysis of the impacts of STATCOM on the apparent impedance 
measured by feeder distance protection relay is presented in this section. The impacts of 
STATCOM are studied in aspects of internal faults and external faults. Zone 1 and Zone 2 
protection as presented in Chapter 4 are applied for distance protection. 
5.3.1 Analysis of Internal Faults 
Figure 5- 5 shows the simplified single line diagram of a faulted network for the analysis of 
internal faults. Same topology of power network is studied as the investigation of VSC 
HVDC’s impacts on distance protection presented in Chapter 4, except that the STATCOM is 
integrated into power network instead of VSC HVDC. Two AC systems (represented by ideal 
voltage source with internal impedance) are connected via double-circuit transmission lines 
TL1 and TL2. A STATCOM is connected near B1 (the distance between STATCOM and B1 
can be neglected) to provide voltage support. Two distance relays (Distance relay 1 and 
Distance relay 2) are located at the both ends of the faulted single-circuit of TL1. These 
distance relays collect voltage and current measurements from VT and CT and send trip 
signals to circuit breakers (CB1 and CB2). An internal SLG fault or three-phase fault on TL1 



























Figure 5- 5  Simplified SLD of test network for internal fault. 
The distance protection used on TL1 applies the normal protection scheme that is presented in 
4.2. Same relay settings are applied as those of investigation of VSC HVDC’s impacts on 
distance protection in Chapter 4. Two distance relays, Distance relay 1 and Distance relay 2 
are set to use Zone 1 and Zone 2 protection. The relay settings for Zone 1 protection is 75% 
of the line impedance. The relay settings for Zone 2 protection is 150% of the line impedance 
so that the full protection range of Zone 1 and Zone 2 protection of a distance relay covers the 
full length of transmission line. Plain impedance characteristic of distance relay is considered 
in this study. 
The STATCOM connected at B1 is modelled as that presented in 5.2. The control mode of 
STATCOM control system can be set to AC voltage regulation or reactive power control. On 
the contrary to the investigation of VSC HVDC’s impacts on distance protection, the location 
of STATCOM is within the protection reach of Zone 1 protection and Zone 2 protection. This 
is due to the fact that shunt FACTS devices can be installed on transmission lines (for 
instance, mid-point shunt compensation [89,155]), and at busbars (busbar voltage regulation 
or reactive power source). Hence the impacts of STATCOM on distance protection against 
internal faults of TL1, and external faults located at TL2 are both considered.  
The apparent impedance of STATCOM-compensated transmission line measured by distance 
relays are derived for SLG faults and three-phase faults. 
For SLG faults, the voltages seen by VTs at both ends of TL1 can be expressed as: 
𝑉𝐿𝑥 = 𝑝𝑍𝐿𝑥(𝐼𝑆𝑇𝐴𝑇𝑥 + 𝐼𝑠𝑥) + 𝐼𝑓𝑥𝑅𝑓                                              (5. 11) 
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𝑉𝑅𝑥 = (1 − 𝑝)𝑍𝐿𝑥𝐼𝑟𝑥 + 𝐼𝑓𝑥𝑅𝑓                                                      (5. 12) 
for 𝑥 = 1,2, 𝑜𝑟 0 as a suffix denote of the sequence components, where 
𝑉𝐿𝑥 and 𝑉𝑅𝑥 : sequence voltages seen by VTs at both ends of TL1 
𝐼𝑠𝑥 and 𝐼𝑟𝑥 : sequence currents seen by CTs at both ends of TL1 
𝐼𝑆𝑇𝐴𝑇𝑥 : sequence currents infeed from STATCOM 
𝐼𝑓𝑥 : sequence current through fault resistance 
𝑅𝑓 : fault resistance 
𝑍𝐿𝑥 : sequence components of the line impedance of TL1 
𝑝 : fault location from B1 to B2 in per unit of the total line length 
 
The line positive and negative sequence impedances are assumed equal. 
𝑍𝐿 = 𝑍𝐿                                                                        (5. 13) 
By adding all three sequence components of left-hand side of (5.11)-(5.12) and substitute 
(5.13) into (5.11)-(5.12), the voltages seen by VTs can be expressed after simplification as 
follows: 
𝑉𝐿 = 𝑝𝑍𝐿 (𝐼𝑠 + 𝑘𝐼𝑠0) + 𝑝𝑍𝐿 (𝐼𝑆𝑇𝐴𝑇 + 𝑘𝐼𝑆𝑇𝐴𝑇0) + 𝐼𝑓𝑅𝑓               (5. 14) 
𝑉𝑅 = (1 − 𝑝)𝑍𝐿 (𝐼𝑟 + 𝑘𝐼𝑟0) + 𝐼𝑓𝑅𝑓                                                 (5. 15) 
where 
𝑉𝐿and 𝑉𝑅 : phase voltage of faulted phase at both ends of TL1 
𝐼𝑠and 𝐼𝑟 : phase current of faulted phase through TL1 at both ends  
𝐼𝑓 : fault current through fault resistance 








By use of phase voltage measurements at both ends of transmission lines (𝑉𝐿 and 𝑉𝑅) and 
phase current compensated by zero sequence current (𝐼𝐿  and𝐼𝑅), the apparent impedances 














= (1 − 𝑝)𝑍𝐿 +
𝐼𝑓
𝐼𝑠
𝑅𝑓                                          (5. 18) 
𝐼𝐿 = 𝐼𝑠 + 𝑘𝐼𝑠0                                                                      (5. 19) 
𝐼𝑅 = 𝐼𝑟 + 𝑘𝐼𝑟0                                                                     (5. 20) 
𝐼𝑓 = 𝐼𝑠 + 𝐼𝑆𝑇𝐴𝑇 + 𝐼𝑟                                                          (5. 21) 
where  
𝑍𝑟𝑒𝑙𝑎𝑦  and 𝑍𝑟𝑒𝑙𝑎𝑦  : apparent impedances measured by Distance relay 1 and Distance relay 2 
𝐼𝐿  and 𝐼𝑅 : compensated phase current of faulted phase measure by Distance relay 1 and 
Distance relay 2 
 
By use of delta connection at one side of the coupling transformer of STATCOM, the zero-
sequence current injection can be eliminated. Hence the zero-sequence current of STATCOM 
is eliminated. 
𝐼𝑆𝑇𝐴𝑇0 = 0                                                         (5. 22) 
Then (5.17) can be further simplified as: 






𝑅𝑓                                    (5. 23) 
 
For three-phase faults, the phase currents seen by distance relay are: 
𝐼𝐿 = 𝐼𝑠 + 𝑘𝐼𝑠0 = 𝐼𝑠                                                         (5. 24) 
𝐼𝑅 = 𝐼𝑟 + 𝑘𝐼𝑟0 = 𝐼𝑟                                                        (5. 25) 
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𝐼𝑠 = 𝐼𝑠0 = 0                                                                   (5. 26) 
𝐼𝑟 = 𝐼𝑟0 = 0                                                                   (5. 27) 
 














= (1 − 𝑝)𝑍𝐿 +
𝐼𝑓
𝐼𝑟
𝑅𝑓                                   (5. 29) 
 
By carefully looking at (5.23) and (5.28), the STATCOM’s impacts on the apparent 
impedance measured by neighbouring distance relay (Distance relay 1) against internal faults 
can be summarised as: 
1. The first term ( 𝑝𝑍𝐿 ) of (5.23) and (5.28) represents the actual proportional line 
impedance to the fault location. This term is not affected by the compensation of 
STATCOM. 
2. The second term (𝑝𝑍𝐿 
𝐼𝑆𝑇𝐴𝑇
𝐼𝐿
) of (5.23) and (5.28) indicates that the STATCOM’s 
impacts on the apparent impedance measured by neighbouring distance relay against 
internal faults lead to larger apparent impedance. The under-reach effect is introduced as 
the impact from STATCOM. Since during internal fault, the STATCOM is injecting 
reactive power and current to support bus voltage, the apparent impedance is greater than 
no STATCOM compensated transmission lines. For steady state, while STATCOM is 
absorbing reactive power and current from bus bar, the second term could be negative. 
This negative value indicates smaller apparent impedance measured by distance relays 
which results in overreach effect. This error in apparent impedance measurement caused 
by STATCOM is proportional to the fault location from B1 to B2 and the current ratio of 
STATCOM and relay. 
3. The third term of (5.23) and (5.28) also indicates greater apparent impedance measured 
by neighbouring distance relay as STATCOM’s impact, since𝐼𝑓 = 𝐼𝑠 + 𝐼𝑆𝑇𝐴𝑇 + 𝐼𝑟 . A 
larger amount of current injection infeed from STATCOM would lead to a larger 




Similarly, by carefully looking into (5.18) and (5.29), the STATCOM’s impact on the 
apparent impedance measured by remote distance relay (Distance relay 2) against internal 
faults can be summarised as: 
1. The first term ((1 − 𝑝)𝑍𝐿 ) of (5.18) and (5.29) represents the actual proportional line 
impedance to the fault location. This term is not affected by the compensation of 
STATCOM. 
2. The second term (
𝐼𝑓
𝐼𝑟
𝑅𝑓 ) of (5.18) and (5.29) indicates greater apparent impedance 
measured by remote distance relay as STATCOM’s impact, since𝐼𝑓 = 𝐼𝑠 + 𝐼𝑆𝑇𝐴𝑇 + 𝐼𝑟. 
On the contrary to the neighbouring relay (Distance relay 1), the remote relay is only 
affected by the amount of current injection of STATCOM which can be seen from 
second term of (5.18) and (5.29). The location of fault has no effects on the error in 
measured impedance by remote relay. This issue can be explained by the fact that the 
STATCOM is located beyond the fault location seen from the remote relay. A greater 
amount of current injection of STATCOM would lead to a greater apparent impedance 
error and cause more significant under-reach effect. 
5.3.2 Analysis of External Faults 
Figure 5- 6 shows the simplified single line diagram of a faulted network for the analysis of 
external fault. Identical network topology described in 5.3.1 is used except that the fault 
location is located at one single-circuit of TL2. Same relay and STATCOM settings are 
applied as those of investigation of STATCOM’s impacts on distance protection against 


























Figure 5- 6  Simplified network for external fault. 
The apparent impedance of STATCOM-compensated transmission line measured by 
Distance relay 1 is derived for SLG fault and three-phase fault. The apparent impedance of 
Distance relay 2 is not considered in this subsection since the fault location is located without 
of the protection zones. 
The voltage seen by VT at B1 can be expressed as: 
𝑉𝐿𝑥 = 𝑍𝐿𝑥(𝐼𝑆𝑇𝐴𝑇𝑥 + 𝐼𝑠𝑥) + 𝑝𝑍𝐿𝑥
′ 𝐼𝑠𝑥
′ + 𝐼𝑓𝑥𝑅𝑓                      (5. 30) 
for 𝑥 = 1,2, 𝑜𝑟 0 as a suffix denote of the sequence components, where 
𝐼′𝑠𝑥 : sequence phase current through faulted single-circuit of TL2 from B2 to B3 
𝑍𝐿𝑥
′  : sequence components of the line impedance of TL2 
𝑝 : fault location from B2 to B3 in per unit of the total line length 
 
The line positive and negative sequence impedances are assumed equal. 
𝑍𝐿 
′ = 𝑍𝐿 
′                                                                           (5. 31) 
 
By adding all three sequence components of left-hand side of (5.30) and substituting with 
(5.31), the voltages seen by VT can be expressed after simplification as: 






′ ) + 𝐼𝑓𝑅𝑓                                                        (5. 32) 
where 
𝐼𝑠
′ : phase current of faulted phase through faulted single-circuit of TL2 from B2 to B3 






′                                                                 (5. 33) 
 
For transient response study of double-circuit transmission line, the fault currents through the 
double circuits of TL1 can be assumed to be equal due to the line parameters of double 
circuits are same. Hence, by use of KCL law to B2, the relationship of inflow currents and 
outflow currents can be expressed as follows: 
2𝐼𝑠 + 𝐼𝑆𝑇𝐴𝑇 = 𝐼𝑆
′ + 𝐼𝑆
′′                                                   (5. 34) 
where 
𝐼𝑆
′′ : phase current of faulted phase through unfaulted single-circuit of TL2 from B2 to B3 
 
By substitute (5.34) into (5.32), the voltages seen by VT can be expressed as follows: 
𝑉𝐿 = 𝑍𝐿 (𝐼𝑠 + 𝑘𝐼𝑠0) + 𝑍𝐿 (𝐼𝑆𝑇𝐴𝑇 + 𝑘𝐼𝑆𝑇𝐴𝑇0) 
+𝑝𝑍𝐿𝑥
′ [2𝐼𝑠 + 𝐼𝑆𝑇𝐴𝑇 − 𝐼𝑆
′′ + 𝑘′(2𝐼𝑠0 + 𝐼𝑆𝑇𝐴𝑇0 − 𝐼𝑆0
′′ )] + 𝐼𝑓𝑅𝑓  (5. 35) 
 
By use of delta connection at one side of the coupling transformer of STATCOM, the zero-
sequence current injection can be eliminated. Hence the zero-sequence current of STATCOM 
is eliminated. 
𝐼𝑆𝑇𝐴𝑇0 = 0                                                          (5. 36) 
 
By substitute (5.36) into (5.35), the voltages seen by VT can be expressed as follows: 
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𝑉𝐿 = 𝑍𝐿 (𝐼𝑠 + 𝑘𝐼𝑠0) + 𝑍𝐿 𝐼𝑆𝑇𝐴𝑇 
+𝑝𝑍𝐿𝑥
′ [2𝐼𝑠 + 𝐼𝑆𝑇𝐴𝑇 − 𝐼𝑆
′′ + 𝑘′(2𝐼𝑠0 − 𝐼𝑆0
′′ )] + 𝐼𝑓𝑅𝑓  (5. 37) 
By use of phase voltage measurements at B1 ( 𝑉𝐿 ) and phase current measurement 
compensated by zero sequence current (𝐼𝐿), the apparent impedance seen by Distance relay 1 



















𝑅𝑓     (5. 38) 
𝐼𝐿 = 𝐼𝑠 + 𝑘𝐼𝑠0                                                          (5. 39) 
 
For three-phase faults, the phase current seen by distance relay is as follows: 
𝐼𝐿 = 𝐼𝑠 + 𝑘𝐼𝑠0 = 𝐼𝑠                                                       (5. 40) 
𝐼𝑠 = 𝐼𝑠0 = 0                                                                 (5. 41) 
𝐼𝑠 
′ = 𝐼𝑠0
′ = 0                                                                 (5. 42) 

















𝑅𝑓     (5. 43) 
By carefully looking into (5.38) and (5.43), the STATCOM’s impacts on the apparent 
impedance measured by distance relay against external fault can be summarised as: 









) of (5.38) 
and (5.43) represent the actual line impedance of TL1 and proportional line impedance of 
TL2 to the fault location. The fifth term (
𝐼𝑓
𝐼𝐿
𝑅𝑓 ) represents the contribution of fault 
resistance. These terms (the first, third and fifth) are not affected by compensation of 
STATCOM. 












) of (5.38) 
and (5.43) indicates that the STATCOM’s impacts on the apparent impedance measured 
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by Distance relay 1 against external faults lead to greater apparent impedance 
measurement. The under-reach effect is introduced as the impacts of STATCOM. Since 
during external fault, the STATCOM is injecting reactive power and current to support 
bus voltage, the apparent impedance is greater than no STATCOM compensation. For 
steady state, while STATCOM is absorbing reactive power and current from bus bar, the 
second and fourth term could be negative. This negative value indicates less apparent 
impedance of connected TL1, which results in overreach effect as impacts of the 
compensation of STATCOM. This error in apparent impedance measurement caused by 
STATCOM is related to the current ratio between STATCOM and relay, and fault 
location. 
 
Another study scenario of investigation of STATCOM’s impacts on distance protection 
against external faults located at TL2 is also considered, where STATCOM is connected at 
B2 instead of B1 end of TL1. 
Figure 5- 7 shows the simplified SLD of a faulted network for the analysis of external faults 
with STATCOM connected at B2. Same topology of power network is studied except that the 

























Figure 5- 7  Simplified SLD of test network for external fault. 
Similarly, the apparent impedance seen by the Distance relay 1 against SLG faults can be 


















𝑅𝑓     (5. 44) 
𝐼𝐿 = 𝐼𝑠 + 𝑘𝐼𝑠0                                                          (5. 45) 
And the apparent impedance seen by the distance relay against three-phase faults can be 














𝑅𝑓          (5. 46) 
By carefully looking into (5.44) and (5.46), the STATCOM’s impacts on apparent impedance 
measured by Distance relay 1 in case of external fault can be summarised as: 









) of (5.44) 
and (5.46) represent the actual line impedance of TL1 and proportional line impedance of 
TL2 to the fault location. The fourth term (
𝐼𝑓
𝐼𝑠
𝑅𝑓) represents the contribution of fault 
resistance. These terms (the first, second and fourth) are not affected by compensation of 
STATCOM. 






) of (5.44) and (5.46) indicates that the 
STATCOM’s impacts on the apparent impedance measured by Distance relay 1 against 
external fault lead to greater apparent impedance measurement of distance relay. The 
under-reach effect is introduced as the impacts of STATCOM. Since during external 
fault, the STATCOM is injecting reactive power and current to support bus voltage, the 
apparent impedance is greater than no STATCOM compensation. For steady state, while 
STATCOM is absorbing reactive power and current from busbar, the third term could be 
negative. This negative value indicates less apparent impedance, which results in 
overreach effect as impacts of the compensation of STATCOM. This error in apparent 
impedance measurement caused by STATCOM is related to the current ratio between 
STATCOM and relay, and fault location. On the contrary to the STATCOM connected at 
B1, the error in apparent impedance measurement caused by STATCOM connected at B2 
is related to 𝑍𝐿 
′  rather than 𝑍𝐿 
′ and 𝑍𝐿 . And the error due to STATCOM connected at 
B2 is less than error due to STATCOM connected at B1. 
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5.4 Dynamic Simulation Study 
5.4.1 Test System with VSC FACTS and Protection Relay Settings 
The schematic diagram of the trial network is illustrated in Figure 5- 8. There is one GE 
MiCOM P40 Agile P443 distance relay located at each end of two-ended transmission lines 
from B1 to B2. In this thesis, communications between relays are not considered. Same 
transmission line parameters and equivalent voltage source parameters are used as those in 
4.4 which are listed in Appendix B.1 and B.2. A MMC delta connection STATCOM 
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Figure 5- 8  RTDS-base HIL testing platform for STATCOM studies. 
Figure 5- 8 shows the same arrangements as applied in Chapter 4 of VTs, CTs and CBs for 
one of the aforementioned series compensated lines between B1 and B2. Same Distance 
protection as applied in Chapter 4 using GE MiCOM P40 Agile P443 distance protection 
relays is used. Two VTs and two CTs at both ends of the transmission line provide voltage 
and current measurements. 
The following considerations are taken into account for the setting of the 2-ended distance 
protections: 
3. Zone 1 is set to 75% of the complete circuit positive sequence impedance. The tripping 
delay is set to 0ms. 
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4. Zone 2 is set to reach 150% of the complete circuit positive sequence impedance. The 
tripping delay is set to 500ms. 
5.4.2 Dynamic Simulation Results of Test System against Internal Faults 
Internal faults occur at one single-circuit of TL1 from B1 to B2 under such fault conditions: 
1. Fault durations are 140ms (7 cycles), or 600ms.  
2. Fault locations are 5%, 50%  and 85% of the whole length. 
3. Fault resistances are 0.01Ω, 1 Ω and 2.5 Ω. 
4. SLG, and three-phase to ground faults are considered.  
Table 5- 1 shows the simulation results of internal fault. The tripped zone is noted as “I”, “II”, 
or “X” for Zone 1, Zone 2 or no relay operation is seen, respectively. Fault type is noted as 
“RYB-G”, or “R-G” for three-phase to ground, or SLG faults, respectively.  










Distance relay 1 Distance relay 2 
  No  
STAT 
  No  
STAT 
 STAT  STAT 






















































7 50% 2.5Ω RYB-G 140ms × × × × 
8 50% 2.5Ω R-G 140ms × × × × 




















11 85% 1Ω RYB-G 140ms × × × × 
12 85% 1Ω R-G 140ms × × × × 
 
Figure 5- 9 and Figure 5- 10 show digital signals from RSCAD and the trajectory of 
impedance measurement by Distance relay 1 and Distance relay 2 respectively against a 
typical internal fault Case 1 of Table 5- 1 with no STATCOM. Figure 5- 11 and Figure 5- 12 
show digital signals from RSCAD and the trajectory of impedance measurement by Distance 
relay 1 and Distance relay 2 respectively against a typical internal fault Case 1 of Table 5- 1 
with STATCOM. 
As shown in Figure 5- 11, VT and CT send voltage and current measurements (noted as 
V1A/V1B/V1C and I1A/I1B/I1C) to Distance relay 1. By use of the received measurements 
and impedance calculation algorithm presented in 5.3, the apparent impedance is calculated 
(noted as ZIM1 vs ZRE1). The trip signals (noted as Trip1A/Trip1B/Trip1C) are sent to 
corresponding CBs with no delay time, by judgement if calculated apparent impedance is 
within the protection zones. The CBs are turn off or turn on (noted as CB1A/CB1B/CB1C in 
Figure 5- 11), controlled by received trip signals. As for Distance relay 2 as shown in Figure 
5- 12, the trip signals (noted as Trip2A/Trip2B/Trip2C) are sent to corresponding CBs with a 
delay time of 500ms to meet distance relay settings for Zone 2 protection.  
By comparison of the apparent impedances measured by Distance relay 1, the apparent 
impedance with STATCOM is greater than impedance with no STATCOM. The under-reach 
effect is seen due to the incorporation of STATCOM. For impedance measurements of 
Distance relay 2, there is no significant difference of impedance measurement with/without 




Figure 5- 9  Digital signals from RSCAD and trajectory of impedance measurement by Distance relay 
1 against internal fault Case 1 without STATCOM. 
 
 
Figure 5- 10  Digital signals from RSCAD and trajectory of impedance measurement by Distance 





Figure 5- 11  Digital signals from RSCAD and trajectory of impedance measurement by Distance 
relay 1 against internal fault Case 1 with STATCOM. 
 
Figure 5- 12  Digital signals from RSCAD and trajectory of impedance measurement by Distance 
relay 2 against internal fault Case 1 with STATCOM. 
Figure 5- 13 and Figure 5- 14 show digital signals from RSCAD of Distance relay 1 and 
Distance relay 2 respectively against a SLG external fault Case 2 of Table 5- 1 with 
STATCOM. As voltage and current measurements of VT and CT (noted as V1A/V1B/V1C 
and I1A/I1B/I1C) shown in Figure 5- 13, SLG fault occurred. The trip signal of faulted phase 
A (noted as Trip1A) is sent from Distance relay 1 to corresponding CB. The three-phase trip 
signals (noted as Trip2A/Trip2B/Trip2C in Figure 5- 14) are sent from Distance relay 2 to 
corresponding CBs. This is due to the fact that distance relay settings require relay trips all 





Figure 5- 13  Digital signals from RSCAD by Distance relay 1 against internal fault Case 2 with 
STATCOM. 
 
Figure 5- 14  Digital signals from RSCAD by Distance relay 2 against internal fault Case 2 with 
STATCOM. 
Figure 5- 15 and Figure 5- 16 show digital signals from RSCAD and the trajectory of 
impedance measurement by Distance relay 1 and Distance relay 2 respectively against a 50%, 
140ms internal fault Case 5 of Table 5- 1 with STATCOM. By comparison of the apparent 
impedances measured by distance relay, the apparent impedance against 50% fault is greater 
than impedance against 15% fault. These results are in line with the conclusion in 5.3 that the 







Figure 5- 15  Digital signals from RSCAD and trajectory of impedance measurement by Distance 
relay 1 against internal fault Case 5 with STATCOM. 
 
Figure 5- 16  Digital signals from RSCAD and trajectory of impedance measurement by Distance 
relay 2 against internal fault Case 5 with STATCOM. 
Figure 5- 17 and Figure 5- 18 show digital signals from RSCAD and the trajectory of 
impedance measurement by Distance relay 1 and Distance relay 2 respectively against a 2.5 
Ω internal fault Case 7 of Table 5- 1 with STATCOM. It can be seen from Figure 5- 17 that 
the distance relay is not tripped if the fault distance is without reach of Zone 1 (and the fault 
duration is shorter than trip delay of Zone 2 protection, hence Zone 2 protection also 
restraints). By comparison of the apparent impedances measured by distance relay, the 
apparent impedance against 2.5 Ω fault is greater than impedance against 0.01 Ω. These 
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results are in line with the conclusion in 5.3 that the error of measured impedance is 
positively related to fault resistance. 
 
Figure 5- 17  Digital signals from RSCAD and trajectory of impedance measurement by Distance 
relay 1 against internal fault Case 7 with STATCOM. 
 
Figure 5- 18  Digital signals from RSCAD and trajectory of impedance measurement by Distance 
relay 2 against internal fault Case 7 with STATCOM. 
5.4.3 Dynamic Simulation Results of Test System against External Faults 
External faults occur at one single-circuit of TL2 from B2 to B3 under such fault conditions: 
1. 600ms fault occurred at 105% and 135% of the equivalent whole length of TL1. 
2. Fault resistance is 0.01Ω, and 1 Ω. 
3. SLG and three-phase to ground faults are considered.  
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Table 5- 2 shows the simulation results of external fault. The tripped zone is noted as “I”, “II”, 
or “X” for Zone 1, Zone 2 or no relay operation is seen, respectively. Fault type is noted as 
“RYB-G”, or “R-G” for three-phase to ground, or SLG faults, respectively. Different 
locations of STATCOM are noted as “STATB1” or “STATB2” for connection to B1 or B2. 
Table 5- 2  Simulation results of external fault 
Case 
Fault 







Distance relay 1 
  No  
STATB1 STATB2 
STAT 








































6 135% 0.01Ω R-G 600ms × × × 
7 135% 1Ω RYB-G 600ms × × × 
8 135% 1Ω R-G 600ms × × × 
 
Figure 5- 19 shows digital signals from RSCAD against a typical external fault Case 1 of 
Table 5- 2 with no STATCOM, and the trajectory of impedance measurement by distance 
relay. Figure 5- 20 shows digital signals from RSCAD against same external fault with 
STATCOM connected to B1, and the corresponding trajectory of impedance measurement by 
distance relay. Figure 5- 21 shows digital signals from RSCAD against same external fault 
with STATCOM connected to B2, and the corresponding trajectory of impedance 
measurement by distance relay. 
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As shown in Figure 5- 20, VT and CT send voltage and current measurements (noted as 
VA/VB/VC and IA/IB/IC) to distance relay. By use of the received measurements and 
impedance calculation algorithm presented in 5.3, the apparent impedance is calculated 
(noted as ZIM vs ZRE). The trip signals (noted as TripA/TripB/TripC) are sent to 
corresponding CBs, by judgement if calculated apparent impedance is within protection 
zones. The CBs are turn off or turn on (noted as CBA/CBB/CBC), controlled by received trip 
signals. 
By comparison of the apparent impedances measured by distance relay, the apparent 
impedance with STATCOM is greater than impedance with no STATCOM. The under-reach 
effect of distance relay is seen due to the incorporation of STATCOM. The relationship of the 
measured impedances of different location of STATCOM can be expressed as follows: 
𝑍𝑛𝑜𝑆𝑇𝐴𝑇 < 𝑍𝑆𝑇𝐴𝑇𝐵 < 𝑍𝑆𝑇𝐴𝑇𝐵                                             (5. 47) 
where 
𝑍𝑛𝑜𝑆𝑇𝐴𝑇, 𝑍𝑆𝑇𝐴𝑇𝐵 , and 𝑍𝑆𝑇𝐴𝑇𝐵 : measured impedance by distance relay with no STATCOM, 
STATCOM connected to B1, and STATCOM connected to B2 
The relationship of measured impedances of different location of STATCOM is in line with 
the conclusions in 5.3.2. 
 





Figure 5- 20  Digital signals from RSCAD against external fault Case 1 with STATCOM at B1. 
 
Figure 5- 21  Digital signals from RSCAD against external fault Case 1 with STATCOM at B2. 
Figure 5- 22 shows the digital signals from RSCAD against a SLG external fault Case 2 of 
Table 5- 2 with STATCOM connected to B1. As voltage and current measurements of VT 
and CT (noted as VA/VB/VC and IA/IB/IC) shown in Figure 5- 22, SLG fault occurred. The 
three-phase trip signals (noted as TripA/TripB/TripC) are sent to corresponding CBs. This is 





Figure 5- 22  Digital signals from RSCAD against external fault Case 2 with STATCOM at B1. 
Figure 5- 23 shows digital signals from RSCAD against a 1 Ω external fault Case 3 of Table 
5- 2 with STATCOM at B1, and the trajectory of impedance measurement by distance relay. 
By comparison of the apparent impedances measured by distance relay, the apparent 
impedance against 1 Ω fault is greater than impedance against 0.01 Ω. These results are in 
line with the conclusion in 5.3 that the error of measured impedance is positively related to 
fault resistance. 
 
Figure 5- 23  Digital signals from RSCAD for a 1 Ω external fault Case 3 of Table 5- 2 with 




Figure 5- 24 shows the digital signals from RSCAD against a 135% external fault Case 7 of 
Table 5- 2 with STATCOM at B1, and the trajectory of impedance measurement by distance 
relay. It can be seen from Figure 5- 24 that the distance relay is not tripped if the fault 
distance is too far. By comparison of the apparent impedances measured by distance relay, 
the apparent impedance against 135% fault is greater than impedance against 105% fault. 
These results are in line with the conclusion in 5.3 that the error of measured impedance is 
positively related to fault distance. 
 
Figure 5- 24  Digital signals from RSCAD for a 135% external fault Case 7 of Table 5- 2 with 
STATCOM at B1. 
5.5 Summary 
In this chapter, dynamic representation of STATCOM has been modelled considering 
configuration and control system. Mathematical representations of the apparent impedance 
measurements of neighbouring and remote distance relays against internal and external faults 
have been derived considering infeed currents from STATCOM connected to different 
busbars. For derived mathematical representation of apparent impedance measurement of 
neighbouring distance relay against internal faults, some part (the first term) is not affected 
by the compensation of STATCOM while the other part (the second term and third) indicates 
that the STATCOM’s impacts on the apparent impedance measured by neighbouring distance 
relay against internal faults lead to greater apparent impedance measurement. The under-
reach effect is introduced as the impacts of STATCOM. Since during internal fault, the 
STATCOM is injecting reactive power and current to support bus voltage, the apparent 
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impedance with STATCOM is greater than that without STATCOM. For steady state, while 
STATCOM is absorbing reactive power and current from bus bar, the second term could be 
negative. This negative value indicates smaller apparent impedance measured by distance 
relays which results in overreach effect. This error in apparent impedance measurements 
caused by STATCOM is proportional to the fault location and the current ratio between 
STATCOM and relay.  
As for the derived mathematical representation of the apparent impedance measurements of 
remote distance relay against internal faults, some part (the first term) is not affected by the 
compensation of STATCOM while the other part (the second term) indicates greater apparent 
impedance measured by remote distance relay as STATCOM’s impacts. On the contrary to 
the neighbouring relay, the remote relay is only affected by the amount of current injection of 
STATCOM. The location of fault has no effects on the error in measured impedance by 
remote relay. This issue can be explained by the fact that the STATCOM is located beyond 
the fault location seen from the remote relay. A greater amount of current injection of 
STATCOM would lead to a greater apparent impedance error and cause more significant 
under-reach effect. 
As for the derived mathematical representation of the apparent impedance measurement of 
distance relay against external faults with STATCOM located at B1, some part (the first and 
third terms) are not affected by the compensation of STATCOM while the other part (second 
and fourth terms) indicates that the STATCOM’s impacts on the apparent impedance 
measured by distance relay against external faults lead to greater apparent impedance 
measurement. The under-reach effect is introduced as the impact of STATCOM. This error in 
the apparent impedance measurement caused by STATCOM is related to the current ratio 
between STATCOM and relay, and fault location. 
As for the derived mathematical representation of the apparent impedance measurement of 
distance relay against external faults with STATCOM located at B2, some part (the first, 
second and fourth terms) are not affected by the compensation of STATCOM while the other 
part (the third term) indicates that the STATCOM’s impacts on apparent impedance 
measured by Distance relay 1 against external fault lead to greater apparent impedance 
measurement. The under-reach effect is introduced as the impacts of STATCOM. On the 
contrary to the STATCOM connected at B1, the error in apparent impedance measurement 
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caused by STATCOM connected at B2 is related to 𝑍𝐿 
′  rather than 𝑍𝐿 
′ and 𝑍𝐿 . And the error 
due to STATCOM connected at B2 is less than error due to STATCOM connected at B1. 
As shown in dynamic simulation results in RTDS/RSCAD, the apparent impedance against 
internal faults with STATCOM is greater than impedance with no STATCOM, by 
comparison of the apparent impedances measured by distance relay. The under-reach effect 
of distance relay is seen due to the incorporation of STATCOM. For impedance 
measurements of remote distance relay, there is no significant difference of impedance 
measurement with/without STATCOM. The dynamic simulation results are in line with the 
mathematical analysis presented in 5.3, considering that results that the error of measured 
impedance is positively related to fault resistance, and fault distance.  
For dynamic simulation results against external faults, the apparent impedance with 
STATCOM is greater than impedance with no STATCOM, by comparison of the apparent 
impedances measured by distance relay. The under-reach effect of distance relay is seen due 
to the incorporation of STATCOM. The relationship of measured impedances of different 
locations of STATCOM can be expressed as follows: 
𝑍𝑛𝑜𝑆𝑇𝐴𝑇 < 𝑍𝑆𝑇𝐴𝑇𝐵 < 𝑍𝑆𝑇𝐴𝑇𝐵    
The dynamic simulation results are in line with the mathematical analysis presented in 5.3, 
considering the results that the error of measured impedance is positively related to fault 






CHAPTER 6 COMBINED IMPACTS OF VSC HVDC 
AND VSC FACTS ON DISTANCE PROTECTION 
6.1 Introduction 
This chapter presents the mathematical representation of the apparent impedance 
measurement of distance relay considering the infeed current from VSC HVDC and shunt 
VSC FACTS at different locations. Relevant analysis of the apparent impedance 
measurement representation and dynamic simulation study is performed to investigate the 
impacts of VSC HVDC and VSC FACTS (in particular, STATCOM as a typical example) on 
distance protection. In 6.2, mathematical representations of the apparent impedance 
measurement of distance relay against external faults are derived considering infeed currents 
from VSC HVDC and STATCOM connected to different buses, VSC HVDC and 
STATCOM connected to same bus, and VSC HVDC and multiple STATCOM. A RTDS-
based HIL testing platform is established to perform dynamic simulation studies of test 
system with VSC HVDC and VSC FATCTS. The dynamic simulation results are analysed in 
comparison between test system with VSC HVDC and STATCOM at different locations 
against external faults. 
6.2 Impacts of VSC HVDC and VSC FACTS on Distance Protection 
The VSC HVDC and VSC FACTS are integrated simultaneously to a regional power system 
network. The impacts of the incorporation of these VSC converter based systems on distance 
protection are studied for two-ended double-circuit transmission lines. In this section, the 
mathematical analysis of the impacts of VSC HVDC and VSC FACTS on the apparent 
impedance measured by feeder distance protection relay is presented in aspects of VSC 
HVDC and VSC FACTS connected to same bus, different buses, and VSC HVDC and 
multiple VSC FACTS installed. 
6.2.1 VSC HVDC and VSC FACTS Connected to Different Buses 
Figure 6- 1 shows the simplified single line diagram of a faulted network for the analysis of 
impacts of VSC HVDC and VSC FACTS connected simultaneously to different buses on 
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distance protection of two-ended double-circuit transmission lines. With same topology of 
transmission system studied as presented in 4.3, two AC systems (represented by ideal 
voltage source with internal impedance) are connected via double-circuit transmission lines 
TL1 and TL2. The line parameters for the double circuits of same transmission line are same. 
A VSC converter of VSC HVDC system is connected near B2 (the distance between VSC 
converter and B2 can be neglected) to provide voltage support and active power transmission. 
One STATCOM is connected near B1 (the distance between STATCOM and B1 can be 
neglected) to provide voltage regulation support or reactive power compensation. Two 
distance relays (Distance relay 1 and Distance relay 2) are located at the both ends of one 
single-circuit of TL1. These distance relays collect voltage and current measurements from 
VT/CT and send trip signals to circuit breakers (CB1 and CB2). An external SLG fault or 



























Figure 6- 1  Simplified single line diagram of a faulted network for the analysis of impact of VSC 
HVDC and VSC FACTS connected to different buses. 
The distance protection used on TL1 applies the normal protection scheme that is presented in 
4.2. Two distance relays, distance relay 1 and distance relay 2 are set to use Zone 1 and Zone 
2 protection. The relay setting for Zone 1 protection is 75% of the line impedance. The relay 
setting for Zone 2 protection is 150% of the line impedance so that the full protection range 
of Zone 1 and Zone 2 protection of a distance relay covers the full length of transmission line. 
Plain impedance characteristic of distance relay is considered in this study. 
The VSC converter connected at B2 is modelled as that presented in Chapter 2. The control 
mode of VSC HVDC control system can be set to DC voltage regulation or active power 
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transfer control for d axis, and AC voltage regulation or reactive power control for q axis. 
The impacts of VSC HVDC are studied mainly on Zone 2 protection, due to the same reason 
of protection range that has been described in 4.3. 
The STATCOM connected at B1 is modelled as that presented in Chapter 5. The control 
mode of STATCOM control system can be set to AC voltage regulation or reactive power 
control. The impacts of VSC FACTS on distance protection are on both Zone 1 protection 
and Zone 2 protection as presented in Chapter 5. The impacts of VSC HVDC and VSC 
FACTS connected simultaneously to different buses on Zone 1 protection are the same with 
the impacts of VSC FACTS alone that has been studied in Chapter 5, since VSC HVDC has 
no significant impacts on Zone 1 protection as studied in Chapter 4. The impacts of VSC 
HVDC and VSC FACTS connected to different buses on Zone 2 protection are studied since 
they both have significant impacts on Zone 2 protection. Hence the distance protection 
against external fault located at TL2 is selected as research scenario to investigate the impacts 
of the incorporation of VSC HVDC and VSC FACTS. 
The apparent impedance of VSC HVDC and VSC FACTS connected transmission line 
measured by distance relays are derived for SLG faults and three-phase faults to investigate 
their impacts. 
For SLG faults, the voltages seen by VT at B1 can be expressed as follows: 
𝑉𝐿𝑥 = 𝑍𝐿𝑥(𝐼𝑠𝑥 + 𝐼𝑆𝑇𝐴𝑇𝑥) + 𝑝𝑍𝐿𝑥
′ 𝐼𝑠𝑥
′ + 𝐼𝑓𝑥𝑅𝑓                        (6. 1) 
for 𝑥 = 1,2, 𝑜𝑟 0 as a suffix denote of the sequence components, where 
𝑉𝐿𝑥 : sequence phase voltages seen by VT at B1 
𝐼𝑠𝑥 : sequence phase currents seen by CT at B1 
𝐼′𝑠𝑥 : sequence phase current through faulted single-circuit of TL2 from B2 to B3 
𝐼𝑆𝑇𝐴𝑇𝑥: sequence phase currents infeed from STATCOM 
𝐼𝑓𝑥 : sequence current through fault resistance 
𝑅𝑓 : fault resistance 
𝑍𝐿𝑥and 𝑍𝐿𝑥
′  : sequence components of the line impedance of TL1 and TL2 
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𝑝 : fault location from B2 to B3 in per unit of the total line length 
 
The line positive and negative sequence impedances are assumed equal. 
𝑍𝐿 = 𝑍𝐿 , 𝑍𝐿 
′ = 𝑍𝐿 
′                                                      (6. 2) 
By adding all three sequence components of left-hand side of (6.1) and substitute (6.2) into 
(6.1), the voltage seen by VT can be expressed after simplification as follows: 
𝑉𝐿 = 𝑍𝐿 (𝐼𝑠 + 𝑘𝐼𝑠0) + 𝑍𝐿 (𝐼𝑆𝑇𝐴𝑇 + 𝑘𝐼𝑆𝑇𝐴𝑇0) + 𝑝𝑍𝐿𝑥
′ (𝐼𝑠
′ + 𝑘′𝐼𝑠0
′ ) + 𝐼𝑓𝑅𝑓           (6. 3) 
where 
𝑉𝐿and 𝐼𝑠 : phase voltage and current of faulted phase through TL1 
𝐼𝑆𝑇𝐴𝑇: phase current of faulted phase infeed from STATCOM 
𝐼𝑠
′ : phase current of faulted phase through faulted single-circuit of TL2 from B2 to B3 
𝐼𝑓 : fault current through fault resistance 
𝑘 : zero sequence current compensation factors of TL1 










′                                                                (6. 5) 
For transient response study of double-circuit transmission line, the fault currents through the 
double circuits of TL1 can be assumed to be equal due to the line parameters of double 
circuits are same. Hence, by use of KCL law to B2, the relationship of inflow currents and 
outflow currents can be expressed as follows: 
2𝐼𝑠 + 𝐼𝑉𝑆𝐶 + 𝐼𝑆𝑇𝐴𝑇 = 𝐼𝑆
′ + 𝐼𝑆
′′                                               (6. 6) 
where 
𝐼𝑉𝑆𝐶  : phase current infeed from VSC HVDC 
𝐼𝑆




By substitute (6.6) into (6.3), the voltage seen by VT can be expressed as follows: 
𝑉𝐿 = 𝑍𝐿 (𝐼𝑠 + 𝑘𝐼𝑠0) + 𝑍𝐿 (𝐼𝑆𝑇𝐴𝑇 + 𝑘𝐼𝑆𝑇𝐴𝑇0) + 𝑝𝑍𝐿𝑥
′ [2𝐼𝑠 + 𝐼𝑉𝑆𝐶 + 𝐼𝑆𝑇𝐴𝑇 − 𝐼𝑆
′′ + 𝑘′(2𝐼𝑠0 
+𝐼𝑉𝑆𝐶0 + 𝐼𝑆𝑇𝐴𝑇0 − 𝐼𝑆0
′′ )](𝐼𝑠
′ + 𝑘′𝐼𝑠0
′ ) + 𝐼𝑓𝑅𝑓                                                                   (6. 7) 
By use of delta connection at one side of the coupling transformer of VSC HVDC and 
STATCOM, the zero-sequence current injection can be eliminated. Hence the zero-sequence 
currents are eliminated. 
𝐼𝑉𝑆𝐶0 = 0                                                                   (6. 8) 
𝐼𝑆𝑇𝐴𝑇0 = 0                                                                 (6. 9) 
By substitute (6.8) and (6.9) into (6.7), the voltage seen by VT can be expressed as follows: 
𝑉𝐿 = 𝑍𝐿 (𝐼𝑠 + 𝐼𝑆𝑇𝐴𝑇 + 𝑘𝐼𝑠0) + 𝑝𝑍𝐿𝑥
′ [2𝐼𝑠 + 𝐼𝑉𝑆𝐶 + 𝐼𝑆𝑇𝐴𝑇 − 𝐼𝑆
′′ + 𝑘′(2𝐼𝑠0 − 𝐼𝑆0
′′ )] + 𝐼𝑓𝑅𝑓  (6. 10) 
By use of phase voltage measurements at B1 ( 𝑉𝐿 ) and phase current measurement 
compensated by zero sequence current (𝐼𝐿), the apparent impedance seen by the distance 




= 𝑍𝐿 (1 +
𝐼𝑆𝑇𝐴𝑇
𝐼𝑠 + 𝑘𝐼𝑠0
) + 𝑝𝑍𝐿 
′
2𝐼𝑠 + 𝐼𝑉𝑆𝐶 + 𝐼𝑆𝑇𝐴𝑇 − 𝐼𝑆





















𝑅𝑓       (6. 11) 
𝐼𝐿 = 𝐼𝑠 + 𝑘𝐼𝑠0                                                         (6. 12) 
where  
𝑍𝑟𝑒𝑙𝑎𝑦  : apparent impedance measured distance relay 1 
𝐼𝐿 : compensated phase current of faulted phase measure by distance relay 1  
 
For three-phase faults, the phase current seen by distance relay is as follows: 
𝐼𝐿 = 𝐼𝑠 + 𝑘𝐼𝑠0 = 𝐼𝑠                                                  (6. 13) 





′ = 0                                                            (6. 15) 
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𝐼𝑠
) + 𝑝𝑍𝐿 
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𝑅𝑓         (6. 16) 
By carefully looking into (6.11) and (6.16), the impacts of VSC HVDC and VSC FACTS 
connected to different buses on apparent impedance measured by distance relay against 
external faults can be summarised as: 









) of (6.11) 
and (6.16) represent the actual line impedance of TL1 and proportional line impedance of 
TL2 to the fault location. The fifth term (
𝐼𝑓
𝐼𝑠
𝑅𝑓 ) represents the contribution of fault 
resistance. These terms (the first, third and fifth) are not affected by VSC HVDC and 
VSC FACTS. 













of (6.11) and (6.16) indicates the impacts of VSC HVDC and VSC FACTS connected to 
different buses on distance relay against external faults lead to greater apparent 
impedance measurements. The under-reach effect is introduced as their impacts. Since 
during external fault, the VSC HVDC and STATCOM are injecting reactive power and 
current to support bus voltage, the apparent impedance is greater than no VSC HVDC or 
STATCOM. For steady state, while they are absorbing reactive power and current from 
busbars, the second and fourth terms could be negative. This negative value indicates 
less apparent impedance, which results in overreach effect. This error in apparent 
impedance measurement is related to fault location, and the current ratio of VSC 
HVDC/VSC FACTS and relay. For VSC HVDC and VSC FACTS connected to different 




6.2.2 VSC HVDC and VSC FACTS Connected to Same Bus 
Figure 6- 2 shows the simplified single line diagram of a faulted network for the analysis of 
impacts of VSC HVDC and VSC FACTS connected simultaneously to same bus on distance 
protection of two-ended double-circuit transmission lines. Same topology of transmission 
system is studied as presented in 6.2.1, while the STATCOM is connected to B2 the same bus 
with VSC HVDC. Same parameters and settings of transmission lines, power system, 



























Figure 6- 2  Simplified single line diagram of a faulted network for the analysis of impact of VSC 
HVDC and VSC FACTS connected to same bus. 
The impacts of VSC HVDC and VSC FACTS connected to the same bus on Zone 1 
protection are the same with the impacts of VSC FACTS alone that has been studied in 
Chapter 5, since VSC HVDC has no significant impacts on Zone 1 protection as studied in 
Chapter 4. The impacts of VSC HVDC and VSC FACTS connected to the same bus on Zone 
2 protection are studied since they both have significant impacts on Zone 2 protection.  
The apparent impedance of VSC HVDC and VSC FACTS connected transmission line 
measured by distance relays are derived for SLG faults and three-phase faults to investigate 
their impacts. 
For SLG faults, the voltages seen by VT at B1 can be expressed as follows: 
𝑉𝐿𝑥 = 𝑍𝐿𝑥𝐼𝑠𝑥 + 𝑝𝑍𝐿𝑥
′ 𝐼𝑠𝑥
′ + 𝐼𝑓𝑥𝑅𝑓                                     (6. 17) 
for 𝑥 = 1,2, 𝑜𝑟 0 as a suffix denote of the sequence components, where 
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𝑉𝐿𝑥 : sequence phase voltages seen by VT at B1 
𝐼𝑠𝑥 : sequence phase currents seen by CT at B1 
𝐼′𝑠𝑥 : sequence phase current through faulted single-circuit of TL2 from B2 to B3 
𝐼𝑓𝑥 : sequence current through fault resistance 
𝑅𝑓 : fault resistance 
𝑍𝐿𝑥and 𝑍𝐿𝑥
′  : sequence components of the line impedance of TL1 and TL2 
𝑝 : fault location from B2 to B3 in per unit of the total line length 
 
The line positive and negative sequence impedances are assumed equal. 
𝑍𝐿 = 𝑍𝐿 , 𝑍𝐿 
′ = 𝑍𝐿 
′                                                  (6. 18) 
By adding all three sequence components of left-hand side of (6.17) and substitute (6.18) into 
(6.17), the voltage seen by VT can be expressed after simplification as follows: 
𝑉𝐿 = 𝑍𝐿 (𝐼𝑠 + 𝑘𝐼𝑠0) + 𝑝𝑍𝐿𝑥
′ (𝐼𝑠
′ + 𝑘′𝐼𝑠0
′ ) + 𝐼𝑓𝑅𝑓                         (6. 19) 
where 
𝑉𝐿and 𝐼𝑠 : phase voltage and current of faulted phase through TL1 
𝐼𝑠
′ : phase current of faulted phase through faulted single-circuit of TL2 from B2 to B3 
𝐼𝑓 : fault current through fault resistance 
𝑘 : zero sequence current compensation factors of TL1 










′                                                                    (6. 21) 
For transient response study of double-circuit transmission line, the fault currents through the 
double circuits of TL1 can be assumed to be equal due to the line parameters of double 
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circuits are same. Hence, by use of KCL law to B2, the relationship of inflow currents and 
outflow currents can be expressed as follows: 
2𝐼𝑠 + 𝐼𝑉𝑆𝐶 + 𝐼𝑆𝑇𝐴𝑇 = 𝐼𝑆
′ + 𝐼𝑆
′′                                                 (6. 22) 
where 
𝐼𝑉𝑆𝐶  : phase current infeed from VSC HVDC 
𝐼𝑆𝑇𝐴𝑇: phase current of faulted phase infeed from STATCOM 
𝐼𝑆
′′ : phase current of faulted phase through unfaulted single-circuit of TL2 from B2 to B3 
 
By substitute (6.22) into (6.19), the voltage seen by VT can be expressed as follows: 
𝑉𝐿 = 𝑍𝐿 (𝐼𝑠 + 𝑘𝐼𝑠0) 
+𝑝𝑍𝐿𝑥
′ [2𝐼𝑠 + 𝐼𝑉𝑆𝐶 + 𝐼𝑆𝑇𝐴𝑇 − 𝐼𝑆
′′ + 𝑘′(2𝐼𝑠0 + 𝐼𝑉𝑆𝐶0 + 𝐼𝑆𝑇𝐴𝑇0 − 𝐼𝑆0
′′ )](𝐼𝑠
′ + 𝑘′𝐼𝑠0
′ ) + 𝐼𝑓𝑅𝑓(6. 23) 
By use of delta connection at one side of the coupling transformer of VSC HVDC and 
STATCOM, the zero-sequence current injection can be eliminated. Hence the zero-sequence 
currents are eliminated. 
𝐼𝑉𝑆𝐶0 = 0                                                                 (6. 24) 
𝐼𝑆𝑇𝐴𝑇0 = 0                                                               (6. 25) 
By substitute (6.24) and (6.25) into (6.23), the voltage seen by VT can be expressed as 
follows: 
𝑉𝐿 = 𝑍𝐿 (𝐼𝑠 + 𝑘𝐼𝑠0) + 𝑝𝑍𝐿𝑥
′ [2𝐼𝑠 + 𝐼𝑉𝑆𝐶 + 𝐼𝑆𝑇𝐴𝑇 − 𝐼𝑆
′′ + 𝑘′(2𝐼𝑠0 − 𝐼𝑆0
′′ )] + 𝐼𝑓𝑅𝑓   (6. 26) 
By use of phase voltage measurements at B1 ( 𝑉𝐿 ) and phase current measurement 
compensated by zero sequence current (𝐼𝐿), the apparent impedance seen by Distance relay 1 




= 𝑍𝐿 + 𝑝𝑍𝐿 
′
2𝐼𝑠 + 𝐼𝑉𝑆𝐶 + 𝐼𝑆𝑇𝐴𝑇 − 𝐼𝑆


















𝑅𝑓             (6. 27) 
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𝐼𝐿 = 𝐼𝑠 + 𝑘𝐼𝑠0                                                        (6. 28) 
where  
𝑍𝑟𝑒𝑙𝑎𝑦  : apparent impedance measured by distance relay 
𝐼𝐿 : compensated phase current of faulted phase measure by distance relay 
 
For three-phase faults, the phase current seen by distance relay is as follows: 
𝐼𝐿 = 𝐼𝑠 + 𝑘𝐼𝑠0 = 𝐼𝑠                                                   (6. 29) 
𝐼𝑠 = 𝐼𝑠0 = 0                                                             (6. 30) 
𝐼𝑠 
′ = 𝐼𝑠0
′ = 0                                                            (6. 31) 




= 𝑍𝐿 + 𝑝𝑍𝐿 
′

















𝑅𝑓                             (6. 32) 
For VSC HVDC and STATCOM connected to same bus, the potential interactions between 
these two VSC based power system devices should be considered.  
For VSC HVDC and STATCOM operated with same control reference, positive interactions 
are expected [166-167]. In this situation, the VSC HVDC and STATCOM connected bus can 
be regarded as multiple shunt VSC-STATCOM connected bus with same control reference in 
aspect of bus voltage regulation. The bus voltage recovery in transient response is faster as 
more shunt STATCOM installed. 
The infeed current from VSC HVDC and STATCOM can be expressed as follows: 
𝐼𝑉𝑆𝐶 = √𝐼𝑉𝑆𝐶𝑑
 + 𝐼𝑉𝑆𝐶𝑞
                                                      (6. 33) 
𝐼𝑆𝑇𝐴𝑇 = √𝐼𝑆𝑇𝐴𝑇𝑑
 + 𝐼𝑆𝑇𝐴𝑇𝑞




𝐼𝑉𝑆𝐶𝑑 and 𝐼𝑉𝑆𝐶𝑞: phase currents infeed from VSC HVDC in dq0 frame 
𝐼𝑆𝑇𝐴𝑇𝑑 and 𝐼𝑆𝑇𝐴𝑇𝑞 : phase currents infeed from STATCOM in dq0 frame 
 
For VSC HVDC and STATCOM modelled in this study and operated with same control 
reference, the power rating of VSC is normally higher than that of STATCOM in practical 
situation. Then the relationship of infeed currents in q-axis from VSC HVDC and 
STATCOM modelled in this study with same control reference can be expressed as follows: 
𝐼𝑉𝑆𝐶𝑞 > 𝐼𝑆𝑇𝐴𝑇𝑞                                                                (6. 35) 
For STATCOM with delta connection presented in Chapter 5, the relationship of infeed 
currents in d-axis from VSC and STATCOM can be expressed as follows: 
𝐼𝑉𝑆𝐶𝑑 > 𝐼𝑆𝑇𝐴𝑇𝑑 ≈ 0                                                         (6. 36) 




 > 𝐼𝑆𝑇𝐴𝑇 = √𝐼𝑆𝑇𝐴𝑇𝑑
 + 𝐼𝑆𝑇𝐴𝑇𝑞
                      (6. 37) 
By look into the third term of (6.27) and (6.32), the relationship of error in measured apparent 
impedance due to VSC HVDC (∆𝑍𝑉𝑆𝐶) and error in measured apparent impedance due to 
STATCOM (∆𝑍𝑆𝑇𝐴𝑇) can be expressed as follows: 
∆𝑍𝑉𝑆𝐶 =  𝑝𝑍𝐿 
′ 𝐼𝑉𝑆𝐶
𝐼𝐿
> ∆𝑍𝑆𝑇𝐴𝑇 =  𝑝𝑍𝐿 
′ 𝐼𝑆𝑇𝐴𝑇
𝐼𝐿
                             (6. 38) 
 
For VSC HVDC and STATCOM operated with different control reference, negative 
interactions are expected [166-167]. In this situation, the bus voltage recovery in transient 
response is slower. 
By carefully looking into (6.27) and (6.32), the impacts of VSC HVDC and VSC FACTS 
connected to same bus on apparent impedance measured by distance relay against external 
faults can be summarised as follows: 
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) of (6.27) 
and (6.32) represent the actual line impedance of TL1 and proportional line impedance of 
TL2 to the fault location. The fourth term (
𝐼𝑓
𝐼𝑠
𝑅𝑓) represents the contribution of fault 
resistance. These terms (the first, second and fourth) are not affected by compensation of 
VSC HVDC and VSC FACTS connected to same bus. 
2. The third terms (𝑝𝑍𝐿 
′ 𝐼𝑉𝑆𝐶+𝐼𝑆𝑇𝐴𝑇
𝐼𝑠+𝑘𝐼𝑠0
 and 𝑝𝑍𝐿 
′ 𝐼𝑉𝑆𝐶+𝐼𝑆𝑇𝐴𝑇
𝐼𝑠
) of (6.27) and (6.32) indicates that 
the impacts of VSC HVDC and VSC FACTS connected to same bus on the apparent 
impedance measured by distance relay against external fault lead to greater apparent 
impedance measurements. The under-reach effect is introduced as their impacts. Since 
during external fault, the VSC HVDC and STATCOM are injecting reactive power and 
current to support bus voltage, the apparent impedance is greater than test system without 
VSC HVDC and VSC FACTS. For steady state, while they are absorbing reactive power 
and current from busbar, the third term could be negative. This negative value indicates 
less apparent impedance, which results in overreach effect. This error in apparent 
impedance measurement caused by VSC HVDC and VSC FACTS is related to the 
current ratio, and fault location. 
3. For VSC and STATCOM modelled in this study and operated with same control 
reference, the error in measured apparent impedance due to VSC HVDC is generally 
higher than error due to STATCOM. 
6.2.3 VSC HVDC and Multiple VSC FACTS 
Figure 6- 3 shows the simplified single line diagram of a faulted network for the analysis of 
impacts of VSC HVDC and multiple VSC FACTS on distance protection of two-ended 
double-circuit transmission lines. Same topology of transmission system is studied as 
presented in 6.2.1, while two STATCOMs are connected to B1 and B2. Same parameters and 
settings of transmission lines, power system, distance relays, STATCOM, and VSC HVDC 































Figure 6- 3  Simplified single line diagram of a faulted network for the analysis of impacts of VSC 
HVDC and multiple VSC FACTS. 
The impacts of VSC HVDC and multiple VSC FACTS on Zone 1 protection are the same 
with the impacts of VSC FACTS alone that has been studied in Chapter 5, since VSC HVDC 
system has no significant impacts on Zone 1 protection as studied in Chapter 4. The impacts 
of VSC HVDC and multiple VSC FACTS on Zone 2 protection against external faults are 
studied since they both have significant impacts on Zone 2 protection.  
The apparent impedance of VSC HVDC and multiple VSC FACTS connected transmission 
line measured by Distance relay 1 is derived for SLG faults and three-phase faults to 
investigate their impacts. 
By use of approaches presented in 6.2.1 and 6.2.2, the voltage seen by VT at B1 against SLG 




















𝑅𝑓                                                (6. 39) 
𝐼𝐿 = 𝐼𝑠 + 𝑘𝐼𝑠0                                                         (6. 40) 
2𝐼𝑠 + 𝐼𝑉𝑆𝐶 + 𝐼𝑆𝑇𝐴𝑇 + 𝐼𝑆𝑇𝐴𝑇 = 𝐼𝑆
′ + 𝐼𝑆
′′                              (6. 41) 
 
where 
𝑉𝐿and 𝐼𝑠 : phase voltage and current of faulted phase through TL1 
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𝐼𝐿 : compensated phase current of faulted phase measure by Distance relay 1  
𝐼𝑠0 : zero sequence phase currents seen by CT at B1 
𝐼𝑆𝑇𝐴𝑇 and 𝐼𝑆𝑇𝐴𝑇  : phase current of faulted phase infeed from STATCOM 1 and STATCOM 2 
𝐼𝑉𝑆𝐶  : phase current of faulted phase infeed from VSC HVDC 
𝐼𝑠
′ and 𝐼𝑆
′′: phase currents of faulted phase through faulted and unfaulted single-circuit of TL2 
from B2 to B3 
𝐼𝑓 : fault current through fault resistance 
𝑅𝑓 : fault resistance 
𝑍𝑟𝑒𝑙𝑎𝑦  : apparent impedance measured by Distance relay 1 
𝑍𝐿 and 𝑍𝐿 
′  : positive sequence components of the line impedance of TL1 and TL2 
𝑝 : fault location from B2 to B3 in per unit of the total line length 
𝑘 : zero sequence current compensation factors of TL1 










′                                                               (6. 43) 
 
Similarly, the apparent impedance seen by the Distance relay 1 against three-phase faults can 

















𝑅𝑓    (6. 44) 
By carefully looking into (6.39) and (6.44), the impacts of VSC HVDC and multiple VSC 
FACTS on apparent impedance measured by distance relay against external faults can be 
summarised as follows: 
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) of (6.39) 
and (6.44) represent the actual line impedance of TL1 and proportional line impedance of 
TL2 to the fault location. The fifth term (
𝐼𝑓
𝐼𝐿
𝑅𝑓 ) represents the contribution of fault 
resistance. These terms (the first, third and fifth) are not affected by VSC HVDC and 
multiple VSC FACTS. 













) of (6.39) and (6.44) indicate that the impacts of VSC HVDC and 
multiple VSC FACTS on the apparent impedance measured by distance relay against 
external faults lead to greater apparent impedance measurements. The under-reach effect 
is introduced as their impacts. Since during external faults, the VSC HVDC and multiple 
VSC FACTS are injecting reactive power and current to support bus voltage, the 
apparent impedance is greater than test system without them. For steady state, while they 
are absorbing reactive power and current from busbar, the second and fourth terms could 
be negative. This negative value indicates less apparent impedance, which results in 
overreach effect. This error in apparent impedance measurement caused by VSC HVDC 
and multiple VSC FACTS is related to the current ratio, and fault location 
3. For VSC HVDC and multiple STATCOM, their impacts on distance protection are 
generally combination of separate impacts of VSC HVDC and STATCOM connected to 
same bus and separate impacts of the other isolated STATCOM. 
6.3 Dynamic Simulation Study 
6.3.1 Test System with VSC HVDC and VSC FACTS and Protection Relay Settings 
The schematic diagram of the trial network is illustrated in Figure 6- 4. There is one GE 
MiCOM P40 Agile P443 distance relay located at each end of two-ended transmission lines 
from B1 to B2. In this thesis, communications between relays are not considered. Same 
transmission line parameters and equivalent voltage source parameters are used as those in 
4.4 which are listed in Appendix B.1 and B.2. A VSC HVDC system is connected to B2. A 
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Figure 6- 4  RTDS based HIL test platform for VSC and STATCOM studies. 
Figure 6- 4 shows the same arrangements of VTs, CTs and CBs for one of the 
aforementioned series compensated lines between B1 and B2 as applied in Chapter 4. Same 
distance protection as applied in Chapter 4 using GE MiCOM P40 Agile P443 distance 
protection relays is used. Two VTs and two CTs at both ends of the transmission line provide 
voltage and current measurements. 
The following considerations are taken into account for the setting of the 2-ended distance 
protections: 
1. Zone 1 is set to 75% of the complete circuit positive sequence impedance. The tripping 
delay is set to 0ms. 
2. Zone 2 is set to reach 150% of the complete circuit positive sequence impedance. The 
tripping delay is set to 500ms. 
6.3.2 Dynamic Simulation Results of Test System with VSC HVDC and VSC FACTS at 
Different Locations 
External faults occur at one single-circuit of TL2 from B2 to B3 under such fault conditions: 
1. 600ms fault occurred at 5% and 35% of the equivalent whole length of TL1. 
2. Fault resistance is 0.01Ω, and 1 Ω. 
3. SLG and three-phase to ground faults are considered.  
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Table 6- 1 shows the simulation results of external fault. The tripped zone is noted as “I”, “II”, 
or “X” for Zone 1, Zone 2 or no relay operation is seen, respectively. Fault type is noted as 
“RYB-G”, or “R-G” for three-phase to ground, or SLG faults, respectively. Different 
locations of STATCOM are noted as “VSC+STATB1”, “VSC+STATB2”, or 
“VSC+STATB1+STATB2” for connection to B1, B2, or both B1and B2. 










Distance relay 1 





+STATB2   No STAT 













































6 135% 0.01Ω R-G 600ms × × × × 
7 135% 1Ω RYB-G 600ms × × × × 
8 135% 1Ω R-G 600ms × × × × 
 
Figure 6- 5 shows digital signals from RSCAD against a typical external fault Case 1 of 
Table 6- 1 with no VSC HVDC or STATCOM, and the trajectory of impedance measurement 
by distance relay. Figure 6- 6 shows digital signals from RSCAD against same external fault 
with VSC HVDC and STATCOM connected to B1, and the corresponding trajectory of 
impedance measurement. Figure 6- 7 shows digital signals from RSCAD against same 
external fault with VSC HVDC and STATCOM connected to B2, and the corresponding 
trajectory of impedance measurement. Figure 6- 8 shows digital signals from RSCAD against 
same external fault with VSC HVDC and STATCOM connected to B1 and B2, and the 
corresponding trajectory of impedance measurement. 
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As shown in Figure 6- 7, VT and CT send voltage and current measurements (noted as 
VA/VB/VC and IA/IB/IC) to distance relay. By use of the received measurements and 
impedance calculation algorithm presented in 6.2, the apparent impedance is calculated 
(noted as ZIM vs ZRE). The trip signals (noted as TripA/TripB/TripC) are sent to 
corresponding CBs, by judgement if calculated apparent impedance is within protection 
zones. The CBs are turn off or turn on (noted as CBA/CBB/CBC), controlled by received trip 
signals. 
By comparison of the apparent impedances measured by distance relay in Table 4- 1, Table 
5- 2, and Table 6- 1, the apparent impedance with VSC HVDC and STATCOM is greater 
than impedance without them. The under-reach effect of distance relay is seen due to the 
incorporation of VSC HVDC and STATCOM. The relationship of measured impedances of 
VSC HVDC and different location of STATCOM can be expressed as follows: 
𝑍𝑛𝑜𝑆𝑇𝐴𝑇 < 𝑍𝑆𝑇𝐴𝑇𝐵 < 𝑍𝑆𝑇𝐴𝑇𝐵 < 𝑍𝑉𝑆𝐶+𝑆𝑇𝐴𝑇𝐵 < 𝑍𝑉𝑆𝐶+𝑆𝑇𝐴𝑇𝐵 < 𝑍𝑉𝑆𝐶+𝑆𝑇𝐴𝑇𝐵 +𝑆𝑇𝐴𝑇   (6. 45) 
where 
𝑍𝑛𝑜𝑆𝑇𝐴𝑇: measured impedance with no STATCOM or VSC HVDC 
𝑍𝑆𝑇𝐴𝑇𝐵 : measured impedance with STATCOM connected to B1 
𝑍𝑆𝑇𝐴𝑇𝐵 : measured impedance with STATCOM connected to B2 
𝑍𝑉𝑆𝐶+𝑆𝑇𝐴𝑇𝐵 : measured impedance with VSC HVDC and STATCOM connected to B1 
(different buses) 
𝑍𝑉𝑆𝐶+𝑆𝑇𝐴𝑇𝐵 : measured impedance with VSC HVDC and STATCOM connected to B2 (same 
bus) 
𝑍𝑉𝑆𝐶+𝑆𝑇𝐴𝑇𝐵 +𝑆𝑇𝐴𝑇 : measured impedance with VSC HVDC and STATCOM connected to B1 
and B2 
 
This relationship of measured impedances of VSC HVDC with different locations of 




Figure 6- 5  Digital signals from RSCAD against external fault Case 1 of Table 6- 1 with no VSC 
HVDC or STATCOM. 
 
 
Figure 6- 6  Digital signals from RSCAD against same external fault with VSC HVDC and 





Figure 6- 7  Digital signals from RSCAD against same external fault with VSC HVDC and 
STATCOM connected to B2. 
 
 
Figure 6- 8  Digital signals from RSCAD against same external fault with VSC HVDC and 
STATCOM connected to B1 and B2. 
Figure 6- 9 shows the digital signals from RSCAD for a SLG external fault Case 2 of Table 
6- 1 with VSC HVDC and STATCOM connected to B2. As voltage and current measurement 
of VT and CT (noted as VA/VB/VC and IA/IB/IC) shown in Figure 6- 9, SLG fault occurred. 
The three-phase trip signals (noted as TripA/TripB/TripC) are sent to corresponding CBs. 





Figure 6- 9  Digital signals from RSCAD for a SLG external fault Case 2 with VSC HVDC and 
STATCOM connected to B2. 
Figure 6- 10 shows digital signals from RSCAD against a 1 Ω external fault Case 3 of Table 
6- 1 with VSC HVDC and STATCOM at B2, and the trajectory of impedance measurement. 
By comparison of the apparent impedances measured by distance relay, the apparent 
impedance against 1 Ω fault is greater than impedance against 0.01 Ω. These results are in 
line with the conclusion in 6.2 that the error of measured impedance is positively related to 
fault resistance. 
 
Figure 6- 10  Digital signals from RSCAD for a 1 Ω external fault Case 3 with VSC HVDC and 
STATCOM at B2. 
Figure 6- 11 shows digital signals from RSCAD against a 135% external fault Case 7 of 
Table 6- 1 with VSC HVDC and STATCOM at B2, and the trajectory of impedance 
measurement by distance relay. It can be seen from Figure 6- 11 that the distance relay is not 
tripped if the fault distance is too far. By comparison of the apparent impedances measured 
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by distance relay, the apparent impedance against 135% fault is greater than impedance 
against 105% fault. These results are in line with the conclusions in 6.2 that the error of 
measured impedance is positively related to fault distance. 
 
Figure 6- 11  Digital signals from RSCAD for a 135% external fault Case 7 with VSC HVDC and 
STATCOM at B2. 
6.4 Summary 
In this chapter, the mathematical representations of the apparent impedance measurement of 
distance relay against external faults have been derived considering the infeed current from 
VSC HVDC and shunt VSC FACTS connected simultaneously to different buses, VSC 
HVDC and shunt VSC FACTS connected simultaneously to same bus, and VSC HVDC and 
multiple shunt VSC FACTS. For the derived mathematical representation of the apparent 
impedance measurement of distance relay with VSC HVDC and STATCOM connected to 
different buses, some part (the first, third and fifth terms) is not affected by them while the 
other part (the second and fourth terms) indicates that the impacts of VSC HVDC and VSC 
FACTS connected to different buses on distance relay against external faults lead to greater 
apparent impedance measurement. The under-reach effect is introduced as their impacts. 
Since during the external fault, the VSC HVDC and STATCOM are injecting reactive power 
and current to support bus voltage, the apparent impedance is greater than no VSC HVDC 
and VSC FACTS. For steady state, while they are absorbing reactive power and current from 
busbars, the second and fourth terms could be negative. This negative value indicates less 
apparent impedance, which results in overreach effect. This error in apparent impedance 
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measurement caused by VSC HVDC and VSC FACTS is related to the current ratio, and 
fault location. For VSC HVDC and VSC FACTS connected to different buses, their impacts 
on distance protection are generally combination of their separate impacts. 
For VSC HVDC and STATCOM connected to same bus, the potential interactions between 
these two VSC based power system devices have be considered. The relationship of error in 
measured apparent impedance due to VSC HVDC and error in measured apparent impedance 
due to STATCOM can be expressed as follows: 








    
Hence for the derived mathematical representation of the apparent impedance measurement 
of distance relay against external faults with VSC HVDC and STATCOM connected to same 
bus, some part (the first, second and fourth terms) is not affected by them while the other part 
(the third term) indicates greater apparent impedance measurements. The under-reach effect 
is introduced as their impacts. The error in apparent impedance measurement caused by VSC 
HVDC and VSC FACTS is related to the current ratio, and fault location. For VSC HVDC 
and STATCOM modelled in this study and operated with same control reference, the error in 
measured apparent impedance due to VSC HVDC is generally higher than error due to 
STATCOM. 
As for the derived mathematical representation of apparent impedance measurement of 
distance relay against external faults with VSC HVDC and multiple STATCOM, some part 
(the first, third and fifth terms) are not affected by compensation of VSC HVDC and multiple 
STATCOM while the other part (second and fourth terms) indicates that the impacts of VSC 
HVDC and multiple VSC FACTS on apparent impedance distance relay against external 
faults lead to greater apparent impedance measurement. This error in apparent impedance 
measurement caused by VSC HVDC and multiple VSC FACTS is related to the current ratio, 
and fault location. For VSC HVDC and multiple STATCOM, their impacts on distance 
protection are generally combination of separate impacts of VSC HVDC and STATCOM 
connected to same bus and separate impacts of the other isolated STATCOM. 
 
As shown in dynamic simulation results in RTDS/RSCAD, the apparent impedance with 
VSC HVDC and STATCOM is greater than impedance without them, by comparison of the 
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apparent impedances measured by distance relay. The under-reach effect of distance relay is 
seen due to the incorporation of VSC HVDC and STATCOM.  
In general, to conclude the summaries of Chapter 4, Chapter 5, and Chapter 6, the combined 
impacts of VSC HVDC and VSC FACTS connected at different busbars are combination of 
the separate impacts of VSC HVDC and VSC FACTS. However, when VSC HVDC and 
VSC FACTS are connected at same busbar, the control strategy and control reference matters. 
Negative interactions between VSC HVDC and VSC FACTS and unstable oscillations would 
show, if different voltage references are set. While under same control reference settings, the  
relationship of measured impedances of VSC HVDC with different location of STATCOM 
can be expressed as follows: 
𝑍𝑛𝑜𝑆𝑇𝐴𝑇 < 𝑍𝑆𝑇𝐴𝑇𝐵 < 𝑍𝑆𝑇𝐴𝑇𝐵 < 𝑍𝑉𝑆𝐶+𝑆𝑇𝐴𝑇𝐵 < 𝑍𝑉𝑆𝐶+𝑆𝑇𝐴𝑇𝐵 < 𝑍𝑉𝑆𝐶+𝑆𝑇𝐴𝑇𝐵 +𝑆𝑇𝐴𝑇   












CHAPTER 7 CONCLUSIONS AND FUTURE WORK 
7.1 Conclusions 
The recent progress of high-voltage high-power fully controlled semiconductor technology 
laid the foundation of VSC, which continues to advance the developments of HVDC 
technology and FACTS. Nowadays, due to the ever increasing amount of the integrations of 
renewable energy sources into power systems and the demand of long-distance bulk power 
transmission with enhanced power system controllability and increased power transfer 
capability, VSC converter based technology (in particular, VSC HVDC and VSC FACTS) 
has been applied as a crucial solution to these big challenges. However, the high penetration 
of these VSC based systems may introduce certain risks to the existing power systems in two 
primary aspects: dynamic stability and protection.  
This thesis has conducted comprehensive investigations on system dynamic stability and 
protection due to the integration of VSC HVDC and VSC FACTS. The main conclusions of 
the thesis on system dynamic stability studies of VSC HVDC based MTDC system can be 
summarised as follows: 
1. In this thesis, an integrated small-signal stability model for the study of interactions 
between CFC and VSC has been established, which consists of multiple synchronous 
generators with excitation system and PSS, multiple VSC converters, and DC network 
with CFC. Modal analysis of small-signal stability model of multi-model system has 
been conducted and the modal analysis results have been verified by the simulation 
results from RTDS under both small and large AC/DC disturbances.  
2. Based on the eigenvalue analysis and dynamic simulations, the incorporation of CFC has 
been shown to affect dynamic stability of the existing MTDC/AC system especially the 
adjacent VSC converters. Compared to eigenvalue results of AC/DC system without 
CFC, there is no significant changes of values of synchronous generator related 
conjugate pairs caused by the incorporation of CFC. This indicates that the corporation 
of CFC has no significant impacts on dynamic stability of multi synchronous generators. 
3. An approach of determining stable/unstable setting ranges of control parameters of CFC 
has been presented and validated by simulation results in RTDS/RSCAD. The simulation 
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results have demonstrated that the control parameters of CFC could cause instability of 
the system if they are not carefully-tuned. 
4. Based on eigenvalue trajectory studies of CFC control gains, the variation of CFC 
controller has shown to affect dynamic stability of CFC and VSC related modes. These 
impacts of CFC on VSC have resulted in different damping characteristics of VSC 
related states, as CFC controller changes. This effect can be severe and cause instability 
to the AC/DC system, for extreme CFC operating conditions.  
5. The variation of VSC controller has shown to affect dynamic stability of synchronous 
generators, VSC, and CFC related modes, based on eigenvalue trajectory studies of VSC 
control gains. These impacts have resulted in different damping characteristics of CFC 
related states, as VSC controller changes. And this effect can be negative and cause 
instability of the CFC integrated DC network, for extreme VSC operating conditions. It 
has been found that the interactions between CFC and VSC could be severe and may 
cause instability to the integrated MTDC/AC system. The proposed modelling approach 
and methodology of analysis in this thesis has provided a useful foundation that can be 
expanded for potential research of coordinated design of CFC control system and control 
system of VSC to avoid possible negative interactions between them.  
 
The main conclusions of the thesis on the impacts of VSC HVDC and VSC FACTS (in 
particular, STATCOM as an example to study) on existing feeder distance protection can be 
summarised as follows: 
1. For test system without/with VSC HVDC, the apparent impedance of test system with 
VSC is greater than impedance with no VSC HVDC integration. A RTDS-based HIL 
testing platform has been established using realistic transmission data, practical distance 
relays, VSC HVDC and multiple detailed STATCOM. The VSC HVDC’s impact on 
feeder distance protection has been investigated, by conducting different types of 
internal/external fault tests occurred at various distances. The under-reach effect of 
distance relay has been found due to the incorporation of VSC. The error of measured 
impedance has shown to be positively related to fault resistance, and fault distance.  
2. The detailed representation of delta-connected MMC STATCOM has been modelled in 
this thesis and its impact on feeder distance protection has been studied.  
 For test system without/with STATCOM against internal faults, the apparent 
impedance of neighbouring distance relay with STATCOM is greater than impedance 
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with no STATCOM. The under-reach effect of neighbouring distance relay has been 
found due to the incorporation of STATCOM. The error of the measured impedance 
has shown to be positively related to fault resistance, and fault distance. For 
impedance measurements of remote distance relay, there is no significant difference 
of impedance measurement with/without STATCOM.  
 For test system without/with STATCOM against external faults, the apparent 
impedance with STATCOM is greater than impedance with no STATCOM. The 
under-reach effect of distance relay is seen. The error of measured impedance is 
positively related to fault resistance, and fault distance.  
3. For test system with VSC HVDC and STATCOM integrated simultaneously at different 
locations, the apparent impedance with VSC HVDC and STATCOM is greater than 
impedance without them. The under-reach effect of distance relay has been found due to 
the incorporation of VSC HVDC and STATCOM. The relationship of error in the 
measured apparent impedances due to VSC HVDC and that due to STATCOM can be 
expressed as follows: 








       
And the relationship of measured impedances of VSC HVDC with different locations of 
STATCOM can be expressed as follows: 
𝑍𝑛𝑜𝑆𝑇𝐴𝑇 < 𝑍𝑆𝑇𝐴𝑇𝐵 < 𝑍𝑆𝑇𝐴𝑇𝐵 < 𝑍𝑉𝑆𝐶+𝑆𝑇𝐴𝑇𝐵 < 𝑍𝑉𝑆𝐶+𝑆𝑇𝐴𝑇𝐵 < 𝑍𝑉𝑆𝐶+𝑆𝑇𝐴𝑇𝐵 +𝑆𝑇𝐴𝑇    
The impacts of the main contributions of this thesis on the industry and commerce can be 
concluded as follows: 
1. The dynamic analysis of the impacts of CFC on existing MTDC systems and the 
interactions between CFC and VSC converters can be used as a viable methodology to 
design and improve DC current flow controllers and their control systems so that they 
can be installed into DC grid in practise. 
2. The studies of the impacts of VSC HVDC and VSC FACTS on distance protection can 
be applied for improvements of the existing distance protection schemes and design of 
new distance protection schemes that considers the impacts of VSC systems. 
176 
 
7.2 Future Work 
Built upon the achievements of this PhD work, the possible future works are suggested as 
follows: 
1. The dynamic characteristics of modulation technique of VSC converters can be 
considered to reflect more accurate dynamic stability of VSC converters. The dynamic 
characteristics of modulation algorithm of submodules of MMC can be considered and 
the MMC converters can be applied as AC/DC converters for MTDC system. 
2. Other control strategies of MTDC system can be considered, for instance voltage and 
active power droop control, and power synchronization control. The study of small-
signal stability analysis of various control strategies can meet the needs of investigation 
of system dynamic stability under different control targets. 
3. The coordinated design of CFC control system and control system of VSC can be carried 
out in order to avoid possible negative interactions between them. 
4. Investigation of potential interactions between VSC HVDC and VSC FACTS can be 
conducted in depth, and the mathematical analysis of these interactions can be performed 















A.1 Generator Parameters 
Table A- 1  Generator parameters 
 
G1 G2 G3 G4 
Rated MVA 900 900 900 900 
𝑋𝐿 0.2 0.2 0.2 0.2 
𝑅𝑠 0 0 0 0 
𝑋𝑑 1.8 1.8 1.8 1.8 
𝑋𝑑
′  0.3 0.3 0.3 0.3 
𝑋𝑑
′′ 0.25 0.25 0.25 0.25 
𝑇𝑑𝑜
′  8 8 8 8 
𝑇𝑑𝑜
′′  0.03 0.03 0.03 0.03 
𝑋𝑞 1.7 1.7 1.7 1.7 
𝑋𝑞
′  0.55 0.55 0.55 0.55 
𝑋𝑞
′′ 0.25 0.25 0.25 0.25 
𝑇𝑞𝑜
′  0.4 0.4 0.4 0.4 
𝑇𝑞𝑜
′′  0.05 0.05 0.05 0.05 
𝐻 6.5 6.5 6.175 6.175 
 
A.2 Excitation System Parameters 
Table A- 2  Excitation system parameters 
 
G1 G2 G3 G4 
𝐾𝐴 200 200 200 200 
𝑇𝐴 0.05 0.05 0.05 0.05 
 
A.3 PSS Parameters 
Table A- 3  PSS parameters 
 
G1 G3 
𝐾𝑝𝑠𝑠 10 10 
𝑇𝑤 10 10 
𝑇𝑎 0.05 0.05 
𝑇𝑏 0.02 0.02 
𝑇𝑐 0.08 0.08 
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𝑇𝑑 0.015 0.015 
 
A.4 Transmission Line Parameters 
Table A- 4  Transmission line parameters 







1 5 0 0.0167 0 
2 6 0 0.0167 0 
3 11 0 0.0167 0 
4 10 0 0.0167 0 
5 6 0.0025 0.025 0.0437 
10 11 0.0025 0.025 0.0437 
6 7 0.001 0.01 0.0175 
9 10 0.001 0.01 0.0175 
7 8 0.0022 0.22 0.385 
8 9 0.0022 0.22 0.385 
 
A.5 Generation Data 






G1 700 185 
G2 700 235 
G3 700 176 
G4 700 202 
 
A.6 Load Data 








7 967 100 200 




A.7 VSC Parameters 
Table A- 7  VSC parameters 
 
VSC1 VSC2 VSC3 
𝑅𝑐(Ω) 0.01 0.01 0.01 
𝐿𝑐(𝑚𝐻) 7.18 7.18 7.18 
𝐶𝑑𝑐( 𝑚𝐹) 5 5 5 
 
A.8 DC Network Parameters 
Table A- 8  DC network parameters 





1 2 1 0.07 
1 3 1 0.09 
2 3 1 0.1 
 
A.9 CFC Parameters 




𝑑𝑎  0.5 
𝑑𝑐  0.5 
𝑑𝑎  0.5 








B.1 Transmission Line Parameters 
Table B- 1  Transmission line parameters 
 
TL1 TL2 
Length (km) 25.4 26.7 
𝑍  (Ω/km) 0.32∠84.8° 0.31∠85.4° 
𝑍0 (Ω/km) 0.85∠80.7° Z0=0.84∠80.3° 
 
B.2 Equivalent Voltage Sources and Internal Impedance Parameters 






Voltage level (kV) 400 400 
𝑍  (Ω) 1.37∠86.5° 1.37∠86.5° 
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